JMENTS Data sheet acquired from Harris Semiconductor SCHS050

# **CMOS 4-Bit Magnitude** Comparator

High Voltage Types (20-Volt Rating)

CD4063B is a 4-bit magnitude comparator designed for use in computer and logic applications that require the comparison of two 4-bit words. This logic circuit determines whether one 4-bit word (Binary or BCD) is "less than", "equal to", or "greater than" a second 4-bit word.

The CD4063B has eight comparing inputs (A3, B3, through A0, B0), three outputs (A  $\langle B, A = B, A \rangle B$ ) and three cascading inputs (A < B, A = B, A > B) that permit systems designers to expand the comparator function to 8, 12, 16 . . . 4N bits. When a single CD4063B is used, the cascading inputs are connected as follows: (A < B) = Iow, (A = B)= high, (A > B) = Iow.

For words longer than 4 bits, CD4063B devices may be cascaded by connecting the outputs of the less-significant comparator to the corresponding cascading inputs of the more-significant comparator. Cascading inputs (A < B, A = B, and A > B) on the least significant comparator are connected to a low, a high, and a low level, respectively.

The CD4063B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix). This device is pin-compatible with the standard 7485 TTL type.



#### Features:

- Expansion to 8, 12, 16....4N bits by cascading units
- Medium-speed operation:

rance)

compares two 4-bit words in 250 ns (typ.) at 10 V

- 100% tested for quiescent current at 20 V Standardized symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range)


Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:


Servo motor controls Process controllers

#### MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTA	AGE RANGE, (VDD)	
Voltages reference	ad to V <sub>SS</sub> Terminal)	0.5V to +20V
INPUT VOLTAGE RA	ANGE, ALL INPUTS	0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURREN	T, ANY ONE INPUT	±10mA
POWER DISSIPATIO	ON PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to	+100°C	
For $T_A = +100^{\circ}C$	to +125°CDe	erate Linearity at 12mW/ <sup>O</sup> C to 200mW
	ON PER OUTPUT TRANSISTOR	
FOR TA = FULL P	ACKAGE-TEMPERATURE RANGE (All Package Types	i)
OPERATING-TEMP	EBATURE BANGE (TA)	
STORAGE TEMPER		65°C to +150°C
LEAD TEMPERATU	RE (DURING SOLDERING):	
At distance 1/16 ±	$\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max	+265 <sup>o</sup> C







CD4063B Types



TERMINAL ASSIGNMENT

#### RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIÅ		
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For T <sub>A</sub> =Full Package- Temperature Range)	3	18	v

# WWW.100Y.COM.TW WWW.100Y.COM.TW CD4063B Types

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEN			MPERATURES ( <sup>O</sup> C)				
ISTIC	Vo (V)	VIN (V)	VDD (V)	55	-40	+85	+125	Min.	+25 Typ.	Max.	UNITS
Quiescent Device		0,5	5	5	5	150	150	12	0.04	5	
Current,		0,10	10	10	10	300	300		0.04	10	μА
IDD Max.		0,15	15	20	20	600	600		0.04	20	
ON. TW		0,20	20	100	100	3000	3000	- <	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	1.2	mA
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-1	
IOL Min.	1.5	0,15	15	4.2	14	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	14	
(Source) Current,	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
10H Min.	9.5	0,10	10	-1.6	-1.5	1.1	-0.9	-1.3	-2.6	N÷.	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	1.31	N.10
Output Voltage:	-112	0,5	5		000	0.05		N =	0	0.05	
Low-Level, VOL Max.		0,10	10	NN.	0	).05	1	< <del>14</del>	0	0.05	N••*
100 -	17.7	0,15	15	-1	Ó	),05	M.		0	0.05	NV.
Output Voltage:	Non-	0,5	5		4	.95		4.95	5	1	
High-Level, VOH Min.		0,10	10		g - g	9.95	-10'	9.95	10		
100 2	En	0,15	15		1	4.95	100	14.95	15	-	
Input Low Voltage	0.5, 4.5	N-	5			1.5		25	<u> </u>	1.5	N.V.
Vil Max.	1, 9	-	10			3	<u>1 CO</u>	Nr.		3	V.V
4002	1.5,13.5	1	15			4 00	3.0-	170	<u> </u>	4	
Input High	0.5, 4.5	-51	5	_		3.5	V U	3.5	177	-	
Voltage, VIH Min.	1,9	<u></u>	10			7		7	-	-	
N	1.5,13.5	$\langle T \rangle$	15			11	002.	11	1 <del>-</del>		
Input Current	N.CO	0,18	18	±0.1	±0.1	±1	±1	<u>C</u> O	±10-5	±0.1	μA

### **STATIC ELECTRICAL CHARACTERISTICS**

WWW.100Y.COM.TW TRUTH TABLE

	W.	700	NPUTS			N IN		1 CON	
	COMPA	C C	ASCADIN	IG	OUTPUTS				
A3, B3	A2, B2	A1, B1	A0, B0	A < B	A = B	A>B	A < B	A = B	A>6
A3 > B3	···· X	×	X	X	x	X	0	0	1
A3 = B3	A2 > B2	X	X	X	• X -	x	0	0	1
A3 = 83	A2 = B2	A1>B1	$< \mathbf{x}$	X	X	×	0	0	1
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	x	×	0	0	1
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	0	1	0	0	1
A3 = B3	A2 = 82	A1 = B1	A0 = B0	0		i o	0	1	0
A3 = B3	A2 = B2	A1 = B1	A0 = 80	$\sim 0^{M}$	0	0	1	0	0
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	х	X	1	0	0
A3 = B3	A2 = B2	A1 <b1< td=""><td>×</td><td>x</td><td>X</td><td><b>X</b> .</td><td>1</td><td>0</td><td>0</td></b1<>	×	x	X	<b>X</b> .	1	0	0
A3 = B3	A2 < B2	x	х	x	5 <b>x</b> 5 5	<b>x</b>	1	0	0
A3 < B3	X	x	х	x	i∛ x −	<b>X</b> ·	.1	0	0

а.






Fig. 2 - Logic diagram for CD4063B.



At  $T_A = 25^{\circ}C$ ; Input  $t_r$ ,  $t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{k}\Omega$ 

	TEST CONDITIONS	COLIN		
CHARACTERISTIC	V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time:	5.0	625	1250	<u> </u>
Comparing Inputs to	10	250	500	<b>1</b> .
Outputs, tpHL, tpLH	15	175	350	l ns
	5	500	1000	N 115
Cascading Inputs to	10	200	400	
Outputs, tpHL, tpLH	15	140	280	. e
	5	100	200	1
Transition Time,	10	50	100	ins
THL <sup>, t</sup> TLH	15	40	<sup>.</sup> 80	
Input Capacitance, CIN	Any Input	5	7.5	pF





CD4063B Types






Fig. 13 - Input-voltage test circuit.





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

3

COMMERCIAL CMOS HIGH VOLTAGE ICs

Dimensions and pad layout for CD4063BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

Fig. 14 - Quiescent-device-current test circuit.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

## **IMPORTANT NOTICE**

WWW.100Y.COM.T WWW.100Y.COM Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

> TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

> CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

> In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

> TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

WWW.100Y.COM.T WWW.100Y.COM.T Copyright © 1998, Texas Instruments Incorporated WWW.1001.CON W.100Y.CO