## intersi

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# CD4067BMS CD4097BMS

**CMOS** Analog

## WW.100Y.CC

## December 1992

### Features

- High Voltage Types (20V Rating)
- CD4067BMS Single 16 Channel Multiplexer/Demultiplexer
- CD4097BMS Differential 8 Channel Multiplexer/Demultiplexer
- Low ON Resistance:  $125\Omega$  (typ) Over 15Vp-p Signal Input Range for VDD VSS = 15V
- High OFF Resistance: Channel Leakage of ±10pA (typ) at VDD - VSS = 18V
- Matched Switch Characteristics: RON = 5 $\Omega$  (typ) for VDD VSS = 15V
- Very Low Quiescent Power Dissipation Under All Digital Control Input and Supply Conditions:  $0.2\mu W$  (typ) at VDD VSS = 10V
- Binary Address Decoding on Chip
- 5V, 10V and 15V Parametric Ratings
- 100% Tested for Quiescent Current at 20V
- Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25°C
- Standardized Symmetrical Output Characteristics

### Applications

- Analog and Digital Multiplexing and Demultiplexing
- A/D and D/A Conversion
- Signal Gating
- \* When these devices are used as demultiplexers the "CHANNEL IN/OUT" terminals are the outputs and the "COMMON OUT/IN" terminals are the inputs.

### Description


CD4067BMS and CD4097BMS CMOS analog multiplexers/ demultiplexers\* are digitally controlled analog switches having low ON Impedance, low OFF leakage current, and internal address decoding. In addition, the ON resistance is relatively constant over the full input-signal range.

The CD4067BMS is a 16 channel multiplexer with four binary control inputs, A, B, C, D and an inhibit input, arranged so that any combination of the inputs selects one switch.


The CD4097BMS is a differential 8 channel multiplexer having three binary control inputs A, B, C and an inhibit input. The inputs permit selection of one of eight pairs of switches. A logic "1" present at the inhibit input turns all channels off.

The CD4067BMS and CD4097BMS are supplied in these 24 lead outline packages:

*H4V	†H6M
*H1Z	†HFN
*H4P	†H4P
†CD4097E	3
	*H1Z *H4P







CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999

## Absolute Maximum Ratings

WW.100Y.COM.TW

COM.TW

Absolute Maximum Ratings	
DC Supply Voltage Range, (VDD)	0.5V to +20V
Input Voltage Range, All Inputs	0.5V to VDD +0.5V
DC Input Current, Any One Input	±10mA
Operating Temperature Range Package Types D, F, K, H	
Storage Temperature Range (TSTG)	65°C to +150°C
Lead Temperature (During Soldering) At Distance 1/16 ± 1/32 Inch (1.59mm ± 0.	+265⁰C
10s Maximum	

## **Reliability Information**

Thermal Resistance		θ <sub>ic</sub>
Ceramic DIP and FRIT Package	80°Ć/W	θ <sub>jc</sub> 20°C/W
Flatpack Package	70°C/W	20°C/W
Maximum Package Power Dissipation (PD	)) at +125°C	;
For TA = -55°C to +100°C (Package Ty	pe D, F, K).	500mW
For TA = +100°C to +125°C (Package 1	Type D, F, K)	Derate
Linear	ity at 12mW	<sup>o</sup> C to 200mW
Device Dissipation per Output Transistor .		100mW
For TA - Full Dockogo Temperature Boy	nan (All Don	kaga Tupaa)

For TA = Full Package Temperature Range (All Package Types) Junction Temperature .....+175°C

	- T	WW.Inc CONT		GROUP A	WWW.LOW.	LIMITS		
PARAMETER	SYMBOL	CONDITIONS (	NOTE 1)	SUBGROUPS	TEMPERATURE	MIN	MAX	
Supply Current	IDD	VDD = 20V, VIN = VD	DD or GND	1.1 1	+25°C	100	10	μA
VW 1100Y.CO	WT.IM	WW		2	+125°C	<u> </u>	1000	μA
WWW.LOOY.CO	DAT Y	VDD = 18V, VIN = VE	DD or GND	3	-55°C	01-0	10	μA
nput Leakage Current	O IL	VIN = VDD or GND	VDD = 20	1	+25°C	-100	<u>- 1</u>	nA
WW.100	$co_{M}$	VIII III	W.IVON	2 2	+125°C	-1000	Con	nA
W 1001	COM		VDD = 18V	03	-55°C	-100		nA
nput Leakage Current	IIH	VIN = VDD or GND	VDD = 20	COM.	+25°C	1.700	100	nA
WW TO	N.CO.	V WIN	100	2	+125°C	N.10	1000	nA
WWW.L	NY.CO	WTD	VDD = 18V	3	-55°C	-1	100	nA
ON-State Resistance	RON	VDD = 5V	WWW.	N.1.0	+25°C	N Y	1050	Ω
RL = 10K Returned to /DD - VSS/2		VIS = VSS to VDD		2	+125°C	A.M.	1300	Ω
000/2	.1001.5	VDD = 10V		3 00	-55°C	VIV	800	Ω
WWWW.1005 WWWW.100 WWWW.10 WWW.10	N.100X.			1.101	+25°C		400	Ω
	1005	VIS = VSS to VDD		2	+125°C	<u></u>	500	Ω
	100	V.COM TW	Y.COM TW WW		-55°C	- NN	310	Ω
	WW.IO	VDD = 15V	W	1.01	+25°C	-1	240	Ω
	WW.I	VIS = VSS to VDD		2	+125°C		320	Ω
	WIT	001.COM.1		3	-55°C	-	220	Ω
N Threshold Voltage	VNTH	VDD = 10V, ISS = -10µA		11.10	+25°C	-2.8	-0.7	V
P Threshold Voltage	VPTH	VSS = 0V, IDD = 10μA		1.1	+25°C	0.7	2.8	V.
Functional (Note 4)	F	VDD = 2.8V, VIN = V	DD or GND	7	+25°C	VOH >	VOL <	V
		VDD = 20V, VIN = VD	DD or GND	7	+25°C	VDD/2	VDD/2	
		VDD = 18V, VIN = VDD or GND		8A	+125°C		<	WW
	VDD = 3V, VIN = V	VDD = 3V, VIN = VDI	D or GND	8B	-55°C	- N		
nput Voltage Low Note 2)	VIL	VDD = 5V = VIS Thru VEE = VSS	ı 1K	1, 2, 3	+25°C, +125°C, -55°C	-	1.5	V
nput Voltage High Note 2)	VIH	RL = 1K to VSS  ISS  < 2µA on all OFF Channels		1, 2, 3	+25°C, +125°C, -55°C	3.5	-	V
nput Voltage Low Note 2)	VIL	VDD = 15V = VIS Thr VEE = VSS	ru 1K	1, 2, 3	+25°C, +125°C, -55°C	-	4	V
nput Voltage High Note 2)	VIH	RL = 1K to VSS  ISS  < 2µA on all OFF Channels		1, 2, 3	+25°C, +125°C, -55°C	11	-	V

## WWW.100X.C Specifications CD4067BMS, CD4097BMS

Y.COM TW	W	1007.0	WILL	GROUP A	100Y	LIN	IITS	
PARAMETER	SYMBOL	CONDITIONS (NOTE 1)		SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
OFF Channel Leakage Any Channel OFF or All Channels OFF (Common OUT/IN)	IOZL	VOUT = 0V	VDD = 20V	1	+25°C	-0.1	-	μA
		WW.100 1.	COM.1	2	+125°C	-1.0	-	μA
		N 1007	VDD = 18V	3	-55°C	-0.1	- T	μA
100Y.COMT	IOZH	VOUT = VDD	VDD = 20V	1	+25°C	W.L	0.1	μA
V.L.COMP	N	WWW	NT CONT	2	+125°C	J.J	1.0	μA
M.Inc CONT.	W	WWW.L	VDD = 18V	3	-55°C	<u> </u>	0.1	μA

### TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

implemented.

NOTES: 1. All voltages referenced to device GND, 100% testing being 3. For accuracy, voltage is measured differentially to VDD. Limit is 0.050V max.

2. Go/No Go test with limits applied to inputs.

4. VDD = 2.8/3.0V, RL = 200K

VDD = 20V/18V, RL = 10K - 25K 100Y.C

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS	3
--	---

	ON	ALWW.10	GROUP A	WW	LIN	IITS	Wr.
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay	TPHL	VDD = 5V, VIN = VDD or GND	9	+25°C	W-10	60	ns
(Signal In to Output) TPLH (Notes 1, 2	(Notes 1, 2)	10, 11	+125°C, -55°C	1.10	81	ns	
Propagation Delay	TPZH VDD = 5V, VIN = VDD or GND	9	+25°C		650	ns	
Address or Inhibit to TPZL (Notes 2, 3) Signal Out. (Channel Turning On)	(Notes 2, 3)	10, 11	+125°C, -55°C	MMA MM	878	ns	

WW.100Y.COM.TW

COM.TW

3. CL = 50pF, RL = 10K, Input TR, TF < 20ns.

### TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

W	100	A WILL		100	WI.M.	LIN	<b>NITS</b>	1100
PARAMETER	SYMBOL	со	NDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 5V, V	IN = VDD or GND	1, 2	-55°C, +25°C	- 1	5	μA
	L.W.	001	M.L.		+125°C	ai -	150	μA
	NW Y	VDD = 10V,	VIN = VDD or GND	1, 2	-55°C, +25°C		10	μA
	WWW	100Y.C	WILL		+125°C	<u>tví</u>	300	μA
	WW	VDD = 15V,	VDD = 15V, VIN = VDD or GND		-55°C, +25°C	TN	10	μA
	WIR	W.100	COM		+125°C	W.	600	μA
Input Voltage Low	VIL	VDD = VIS = 10V VEE = VSS RL = 1K to VSS IIS < 2µA ON OFF Channel		1, 2	+25°C, +125°C, -55°C	M.TV	3	V
Input Voltage High	VIH			1, 2	+25°C, +125°C, -55°C	+7	-	V
ropagation Delay	TPZH	VDD = 10V	COM-	1, 2, 4	+25°C	-	270	ns
Address or Inhibit to TPZL Signal Out. (Channel Turning On)		VDD = 15V		1, 2, 4	+25°C	-	190	ns
Propagation Delay	TPHL	VDD = 10V	VIS = VDD or	1, 2, 3	+25°C	-	30	ns
Signal In to Output	TPLH	VDD = 15V	GND	1, 2, 3	+25°C	-	20	ns
	1	胜特之	<ul> <li>カ材料 886-2</li> <li>カ电子(上海) 86-2</li> <li>カ电子(深圳) 86-7</li> </ul>	1-54151736	And and		1	1

## Specifications CD4067BMS, CD4097BMS

### 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

V.CO. TW V		TW. CONTRACT	AN.	1004.00	LIMITS			
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX		
Propagation Delay	TPHZ TPLZ	VDD = 5V	1, 2, 5	+25°C	-	440	ns	
Address or Inhibit to TPLZ Signal Out (Channel Turning Off)		VDD = 10V	1, 2, 5	+25°C	OW	180	ns	
	VDD = 15V	1, 2, 5	+25°C	·031.1	130	ns		
Input Capacitance	CIN	Any Address or Inhibit	1, 2	+25°C	Mo	7.5	pF	

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

NOTES:

1. All voltages referenced to device GND.

2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.

3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.

4. CL = 50pF, RL = 10K, Input TR, TF < 20ns.

5. CL = 50pF, RL =  $300\Omega$ , Input TR, TF < 20ns.

### TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

W.100	OM.1 .			No.	LIMITS		1.
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Supply Current	IDD	VDD = 20V, VIN = VDD or GND	1, 4	+25°C	1.17	25	μA
N Threshold Voltage	VNTH	VDD = 10V, ISS = -10μA	1, 4	+25°C	-2.8	-0.2	V
N Threshold Voltage Delta	ΔVTN	VDD = 10V, ISS = -10μA	1,4	+25°C	NN NN	±1	V
P Threshold Voltage	VTP	VSS = 0V, IDD = 10µA	1, 4	+25°C	0.2	2.8	V
P Threshold Voltage Delta	ΔVTP	VSS = 0V, IDD = 10µA	1, 4	+25°C	NA NA	±100	V
Functional	.10 F	VDD = 18V, VIN = VDD or GND	N.º 1	+25°C	VOH >	VOL <	V
	N.100Y.	VDD = 3V, VIN = VDD or GND		COM.TY	VDD/2	VDD/2	00 1.
Propagation Delay Time	TPHL TPLH	VDD = 5V	1, 2, 3, 4	+25°C	-	1.35 x +25 <sup>o</sup> C Limit	ns

NOTES: 1. All voltages referenced to device GND. 2. CL = 50pF, RL = 200K, Input TR, TF < 20ns.

4. Read and Record

### TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25°C

PARAMETER	SYMBOL	DELTA LIMIT
Supply Current - MSI-2	IDD	± 1.0μA
ON Resistance	RONDEL10	± 20% x Pre-Test Reading

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUP	MIL-STD-883 METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Pre Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A, RONDEL10
Interim Test 1 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A, RONDEL10
Interim Test 2 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A, RONDEL10
PDA (Note 1)	100% 5004	1, 7, 9, Deltas	
Interim Test 3 (Post Burn-In)	100% 5004	1, 7, 9	IDD, IOL5, IOH5A, RONDEL10
PDA (Note 1)	100% 5004	1, 7, 9, Deltas	
Final Test	100% 5004	2, 3, 8A, 8B, 10, 11	

## WWW.100X.C Specifications CD4067BMS, CD4097BMS

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

CONFORMANCE GROUP		MIL-STD-883 METHOD GROUP A SUBGROUPS		READ AND RECORI	
Group A	T.L	Sample 5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	CONT.	
Group B	Subgroup B-5	Sample 5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11	
	Subgroup B-6	Sample 5005	1, 7, 9	ODY.COM.TW	
Group D	Wn	Sample 5005	1, 2, 3, 8A, 8B, 9	Subgroups 1, 2 3	

TABLE 6. APPLICABLE SUBGROUPS

#### TABLE 7. TOTAL DOSE IRRADIATION

NOTE: 1.5% Parameteric, 3% Fund	tional; Cumulative fo	r Static 1 and 2.			
W.100Y.COM.TW	TABLE	7. TOTAL DOSE IF	RADIATION	W.100X.CO	M.TW
W.1001. OM.TV	MIL-STD-883	COMT	EST	READ AND RECORD	
CONFORMANCE GROUPS	METHOD	PRE-IRRAD	POST-IRRAD	PRE-IRRAD	POST-IRRAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4

### TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS

WW 100Y.C		N VI	100 X.C. M.		OSCILLATOR	
FUNCTION	OPEN	GROUND	VDD	9V ± -0.5V	50kHz	25kHz
PART NUMBER CD4067B	MS	WW Y	. any.com	WTN	WW 10	N.Com.I
Static Burn-In 1 Note 1	CONT	2 - 23	24	WT	WWW.	NY.COm
Static Burn-In 2 Note 1	CO11.1	12	2 - 11, 13 - 24	NI	WWW.1	N.COM
Dynamic Burn-In Note 1	N.COM.I	12, 15	24	OM-1	2 - 9, 16 - 23	10, 11, 13, 14 (Note 3)
Irradiation Note 2	00 M	12	2 - 11, 13 - 24	WT	WW	100Y.CO
PART NUMBER CD4097B	MS		WWW.IO	CONTIN	WW	W. P. C.
Static Burn-In 1 Note 1	1, 17	2 - 16, 18 - 23	24	COM.	Vie I	W.Io.
Static Burn-In 2 Note 1	1, 17	12	2 - 11, 13 - 16, 18 - 24	oy.com.r	W W	N. 100 X
Dynamic Burn-In Note 1	W.100Y.C	12, 13	24	1, 17	2 - 9, 15, 16, 18 - 23	10, 11, 14 (Note 4)
Irradiation Note 2	1, 17	12	2 - 11, 13 - 16, 18 - 24	100Y.CON	NT.	WWW.10

NOTE:

WW.100Y.COM.TW

CONTW

2. Each pin except VDD and GND will have a series resistor of 47K ± 5%; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures, WWW.100Y.COM.TW  $VDD = 10V \pm 0.5V$ 

3. Pin 10 is at 14kHz, Pin 11 is at 7kHz, Pin 13 is at 1.7kHz, Pin 14 is at 3.5kHz


4. Pin 10 is at 14kHz, Pin 11 is at 7kHz, Pin 14 is at 3.5kHZ WWW.100Y.CON

<sup>1.</sup> Each pin except VDD and GND will have a series resistor of 10K  $\pm$  5%, VDD = 18V  $\pm$  0.5V

## CD4067BMS, CD4097BMS

## **Functional Diagram**

WW.100Y.COM.TW




#### CD4067

CD4067 TRUTH TABLE						
4	В.1	с	D	Inh	SELECTED CHANNEL	
κN	X	X	X	1	None	
D 🔨	0	0	0	0	0	
1	0	0	0	0	1	
)	1	0	CO	0	2	
1	1	0	00	0	3	
)	0	1.10	0	0	4	
1	0	11.1	0	0	5	
C	1 🔨	1	0.0	0	6	
1	1 🔹	11	0	0	7	
)	0	0	1	0	8	
1	0	0	1	00	9	
)	1	0	110	0	10	
1	1	0	1.1	0	11	
)	0	1	1	000.	12	
1	0	1 🔨	1	0	13	
)	1	1	1	0	14	
1	1	1	1	0	15	


### CD4067 TRUTH TABLE

	勝特力材料 886-3-5753170
	胜特力电子(上海) 86-21-54151736
1	胜特力电子(深圳) 86-755-83298787
	Http://www.100y.com.tw



### CD4097 TRUTH TABLE

			21
в	С	Inh	SELECTED CHANNEL
X	х	1	None
0	0	0	0X, 0Y
0	0	0	1X, 1Y
1.1	0	0	2X, 2Y
1	0	0	3X, 3Y
0 0	1	0	4X, 4Y
0	1	0	5X, 5Y
1	1	0	6X, 6Y
1	1	0	7X, 7Y
	X 0 0 1 1 0	X         X           0         0           0         0           1         0           0         1           0         1           0         1           1         0           1         1	X     X     1       0     0     0       0     0     0       1     0     0       1     0     0       0     1     0       0     1     0       1     1     0



### FIGURE 1. WAVEFORM CHANNEL BEING TURNED ON, OFF





FIGURE 2. PROPAGATION DELAY WAVEFORM, CHANNEL **BEING TURNED OFF, ON** 

WW.100Y.COM.TW CD4067BMS, CD4097BMS

<u>c</u>oM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787




## WW.100Y.COM.T CD4067BMS, CD4097BMS

WW.100Y.COM.TW

<u>c</u>on.tw

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw




## CD4067BMS, CD4097BMS


**Typical Performance Characteristics** 

WW.100Y.COM.TW

COM.TW
























### CD4067BMS, CD4097BMS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### Chip Dimensions and Pad Layouts



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch)

#### **Special Considerations**

In applications where separate power sources are used to drive VDD and the signal inputs, the VDD current capability should exceed VDD/RL (RL = effective external load). This provision avoids permanent current flow or clamp action on the VDD supply when power is applied or removed from the CD4067BMS or CD4097BMS.

When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also when a channel is turned on or off by an address input, there is a momentary conductive path from the channel to VSS, which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to VSS.

The amount of charge dumped is mostly a function of the signal level above VSS. Typically, at VDD - VSS = 10V, a 100pF capacitor connected to the input or output of the

channel will lose 3 to 4% of its voltage at the moment the channel turns on or off. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than  $1 - 2\mu s$ . When the inhibit signal turns a channel off, there is no charge dumping to VSS. Rather, there is a slight rise in the channel voltage level (65mV typ.) due to capacitive coupling from inhibit input to channel input or output. Address inputs also couple some voltage steps onto the channel signal levels.

In certain applications, the external load resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown in ELECTRICAL CHARACTERISTICS CHART - Table 1). no VDD current will flow through RL if the switch current flows into terminal 1 on the CD4067BMS, terminals 1 and 17 on the CD4097BMS.

METALLIZATION: Thickness: 11kÅ – 14kÅ, AL. PASSIVATION: 10.4kÅ - 15.6kÅ, Silane BOND PADS: 0.004 inches X 0.004 inches MIN DIE THICKNESS: 0.0198 inches - 0.0218 inches