

Data sheet acquired from Harris Semiconductor SCHS062

CMOS Binary Rate Multiplier

High-Voltage Types (20-Volt Rating)

■ CD4089B is a low-power 4-bit digital rate multiplier that provides an output pulse rate that is the clock-input-pulse rate multiplied by 1/16 times the binary input. For example, when the binary input number is 13, there will be 13 output pulses for every 16 input pulses. This device may be used in conjunction with an up/down counter and control logic used to perform arithmetic operations (adds, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigometric functions, A/D and D/A conversions, and frequency division.

For words of more than 4 bits, CD4089B devices may be cascaded in two different modes: an Add mode and a Multiply mode (see Figs. 14 and 15). In the Add mode some of the gaps left by the more significant unit at the count of 15 are filled in by the less significant units. For example, when two units are cascaded in the Add mode and programmed to 11 and 13, respectively, the more significant unit will have 11 output pulses for every 16 input pulses and the other unit will have 13 output pulses for every 256 input pulses for a total of

$$\frac{11}{16} + \frac{13}{256} = \frac{189}{256}$$

In the Multiply mode the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second multiplier. Thus the output rate will be 13 143

16 16 256

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

CD4089B Types

Features:

- Cascadable in multiples of 4-bits
- Set to "15" input and "15" detect output
- 100% tested for guiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V

■ Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:

- Numerical control
- Instrumentation
- Digital filtering
- Frequency synthesis

The CD4089B has an internal synchronous 4-bit counter which, together with one of the four binary input bits, produces pulse trains as shown in Fig. 2.

If more than one binary input bit is high, the resulting pulse train is a combination of the separate pulse trains as shown in Fig. 2.

The CD4089B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).







Fig. 1 — Typical output low (sink) current characteristics.



Minimum output low (sink) current characteristics.





Fig. 3 — Typical output high (source) current characteristics.




At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max+265 $^{\circ}$ C

CD4089B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIÑ	UNITS		
MAN.		(V)	Min.	Max.	1
Supply-Voltage Range (For T _A Temperature Range)	W.100Y	3	18	٧	
Set or Clear Pulse Width,	TW tw	5 10 15	160 90 60	MET.	n\$
Clock Pulse Width,	tw .	5 10 15	330 170 100		ns
Clock Frequency,	fcL	5 10 15	dc	1.2 ⁻¹ 2.5 3.5	MHz
Clock Rise or Fall Time,	trCL or tfCL	5, 10,15	W.10	15	μς
Inhibit In Setup Time,	tsu TV	5 10 15	100 40 20	70 <u>āχ:</u> 005.	ns
Inhibit In Removal Time,	tREM	5 10 15	240 130 110	N.100	ns
Set Removal Time,	^t REM	5 10 15	150 80 50	(<u>W</u> .)0	ns
Clear Removal Time,	W.100Y.	5 10 15	60 40 30	1.1 1 .1/1	ns



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 — Typical propagation delay time as a function of load capacitance (Clock or Strobe to Out).




Fig. 7 — Typical transition time as a function of load capacitance.




Fig. 8 – Typical dynamic power dissipation as a function of input frequency.

CD4089B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r , t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	TES	ONS	V.C.	LIMITS				
MM:100 COM:1	WV	V _{DD}	Min.	Typ.	Max.			
Propagation Delay Time, tpHL, tpLH Clock to Out	N	5 10 15	1 0 0, 70 0 7	110 55 45	220 110 90	ns		
Clock or Strobe to Out		5 10 15	N <u>1</u> 0(150 75 60	300 150 120	W.		
Clock to Inhibit Out High Level to Low Level	A) I	5 10 15	M . ./	360 160 110	720 320 220	ns		
Low Level to High Level	TW	5 10 15		250 100 75	500 200 150	ns		
Clear to Out	M.TW	5 10 15	4/	380 175 130	760 350 260	ns		
Clock to "9" or "15" Out	OM.T	5 10 15	- - -	300 125 90	600 250 180	COs M		
Cascade to Out	$^{\Gamma CO_{M}}$	5 10 15	- -	90 45 35	180 90 70	ns ns		
Inhibit In to Inhibit Out	ON.CO	5 10 15	N- _	160 75 55	320 150 110	ooy.C		
Set to Out	100X.C	5 10 15	T <u>a</u> n	330 150 110	660 300 220	N.1002		
Transition Time, tTHL, tTLH	M.1002	5 10 15	7-17 1-17 1-17	100 50 40	200 100 80	ns		
Maximum Clock Frequency, f _{CL}	ON W. 10	5 10 15	1.2 2.5 3.5	2.4 5 7	- -	MHz		
Minimum Clock Pulse Width, t _W	WW.	5 10 15	€01 C <u>G</u> N	165 85 50	330 170 100	ns		
Clock Rise or Fall Time, trCL, tfCL	MM	5 10 15	7 <u>.</u> C0	$\frac{0}{M_{-1}}$	15 15 15	μs		
Minimum Set or Clear Pulse Width, t _W	W	5 10 15	$0\overline{0}X$	80 45 30	160 90 60	ns		
Minimum Inhibit-In Setup Time, t _{SU}		5 10 15	7 5 0,	50 20 10	100 40 20	ns		
Minimum Inhibit In Removal Time, ^t REM	:	5 10 15	- - -	120 65 55	240 130 110	ns		

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Fig. 9 - Dynamic power dissipation test circuit.




Fig. 10 - Quiescent device current test circuit.




Fig. 11 - Input-current test circuit.





Fig. 12 - Input-voltage test circuit.



TERMINAL ASSIGNMENT

WWW.100Y.COM.TW CD4089B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ (cont'd) Input t_r , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω

	7.	OM	VDD		LIMITS	1100	J C
TW WWW.	101		V	Min.	Тур.	Max.	
	.001.	$C_{O_{H_n}}$	5	_	75	150	OY.
Minimum Set Removal Time, tR	REM	1 CO $_{N_{1}}$	10		40	80	n:
Mary W	100,		15	-	25	50	100 >
Minimum Clear Removal Time, t	2100	Y.C	5		30	60 40	100 ns
Willimum Clear Nemoval Time, T	REM	NY.CC	15	W.	. 15	30	d 10
Input Capacitance, C	CIN A	ny Input	77.	4	5	7.5	pF

CHARAC- TERISTIC	T. I	DITIO	NS	LIN	IITS AT	DEBATURES (OC)			D N _ T	100X.COM		
	V _O (V)	VIN (V)	V _{DD}	55	-40	+85	+125	Min.	+25 Typ.	Max.	S	
1007.6	(0,5	5	5	5	150	150	1277	0.04	5	47	
Quiescent Device	$C\overline{O}_{M_F}$	0,10	10	10	10	300	300	- W	0.04	10	μА	
Current,	CON	0,15	15	20	20	600	600	127-	0.04	20	μΑ	
IDD Max.	-00	0,20	20	100	100	3000	3000		0.08	100		WW.100
VIV - 100	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		N 1 100 X
Output Low (Sink) Current	-7	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
IOL Min.	1.5	0,15	15	4.2	4	2.8		3.4	6.8	N-		WWW.
0	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	4.7 <u>6.7</u>	mA	
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	+3.2	- ,,		
Current,	9.5	0,10	10	-1.6	-1.5	1-1.1	-0.9	-1.3	-2.6	171		
loн ^{Min.}	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	41		
Output Voltage:	AT'IN	0,5	5		0	.05	WW.	- <	CO0	0.05	oN .	
Low-Level,	-15V.1	0,10	10	TIL	0	.05		100 .	0	0.05		
VOL Max.		0,15	15	TILLE	0	.05	A.	1 400	0	0.05	V	
Output	17/11	0,5	5	J.24"	4	.95		4.95	5	- I	T	
Voltage:	- T	0,10	10	O_{Nr}	9	.95		9.95	10	O_{Σ}		
High-Level, VOH Min.		0,15	15		14	.95	W 1	14.95	15	-		
2	0.5,4.5	-st 1	5	301	1.11	1.5		-	_	1.5		
Input Low Voltage	1,9		10		T.	3		-	, -	3		
	1.5,13.5	VZV.	15	V.CC	Mr.	4		-	12	4	v	
Input High	0.5,4.5		5			3.5		3.5	, –	 -		
Voltage,	1,9	_	10			7		7	-	1-1		
V _{IH} Min.	1.5,13.5	_	15			11		11	-	-		

CD4089B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

. 1	ηU	III.	I A	DF	Ę
100	4.4			0.0	Т

INPUTS										OUTPUTS					
Number of Pulses or Input Logic Level (0 = Low; 1 = High; X = Don't Care)									CONO	imber of itput Log = Low; I	ic Leve				
D	С	В	A	CLK	INH	STR	CAS	CLR	SET	OUT	OUT	INH	"15" OUT		
0	0	0	0	16	O	0	0	0	0 . 0	1.0	H	1	1		
0	0	0	1	16	0	0	0	0	0	- T.C	1	d 1	1		
0	0	1	0	16	0	0	0	0	0.1	2	2	1	1.		
0	0	1	1	16	0	0	0	0 <	0	3.C	. 3	11-	1		
0	1	0	0	16	0	0	0	0	0	4	4	-«1.I	1		
0	1	0	1	16	0	0	0	0	0	5	5	1	1		
0	1	1	0	16	0	0	0	0	0	6	6	-40	1		
0	1	1	1	16	0	0	0	0	0	1.17	7	1	₋₁ 1		
1	0	0	0	16	0	0	0	0	0	8	8	(1)	1		
1	0	0	1	16	0	0.0	0	0	0	9	9	1	1		
1	0	1	0	16	0.0	. 0	0	0	0	10	10	1	1.		
1	0	1	1	16	0	0	0	No	0 🕥	. 11	11.	. 1	11		
1	1	0	0	16	0	0	0	0	0	12	12	COP*	1.		
1	1	0	1	16	0	000	0	0	0	13	13	4	1		
1	1	1	0	16	0	0	0	0	0	14	14	OY"	11		
1	1	1	1	16	0	0	0	0	0	15	15	1.00	1		
x	x	х	х	16	1	1.00	0 0	0	₍₁ 0	t	W 100	Н	ρM		
X	х	Х	X	16	0	10	0	0	0	15	H10	1	1		
X	х	х	Х	16	0	0	1.C(0	0	H	*	1.	1		
1	х	х	х	16	0	0	0	01	0	16	16	H	LO.		
0	Х	X	x	16	0 1	0	0	1	0	LW	Н	H	L		
Х	lx	x	x	16	α .	0	0	x	1 - 1		н	1 .	16		

	MOST SIGNIFICAN	T L	EAST SIGNIFICANT DIGIT
	A B DRM () OUT C OUT CLOCK OUT CASC INH IN "IS" ST CLEAR S		B DRM © OUT C DINH OUT CLOCK CASC INH IN "15" ST CLEAR S
CLOCK	V.CC		9205-25008

Fig. 13 - Two CD4089B's cascaded in the "Add" mode with a preset number

of 189
$$\left(\frac{11}{16} + \frac{13}{256} = \frac{189}{256}\right)$$




Fig. 14 - Two CD4089B's cascaded in the "Multiply mode with a preset number

of 143
$$\left(\frac{11}{16} \times \frac{13}{16} = \frac{143}{256}\right)$$
.





Fig. 15 - Timing diagram.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).



Dimensions and Pad Layout for CD4089BH

^{*} Output same as the first 16 lines of this truth table (depending on values of A, B, C, D).

[†] Depends on internal state of counter.

勝特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

IMPORTANT NOTICE

WWW.100Y.COM.T WWW.100Y.COM Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

> TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

> CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

> In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

> TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Ti's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

WWW.100Y.COM.T WWW.100Y.COW.T Copyright © 1998, Texas Instruments Incorporated