

Data sheet acquired from Harris Semiconductor SCHS066

CMOS 8-Bit Addressable Latch

High-Voltage Types (20-Volt Rating)

■ CD4099B 8-bit addressable latch is a serial-input, parallel-output storage register that can perform a variety of functions.

Data are inputted to a particular bit in the latch when that bit is addressed (by means of inputs A0, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs.

A master RESET input is available, which resets all bits to a logic "0" level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DISABLE is at a low level, the latch acts as a 1-of-8 demultiplexer; the bit that is addressed has an active output which follows the data input, while all unaddressed bits are held to a logic "0" level.

The CD4099B types are supplied in 16-lead hermetic ceramic dual-in-line packages (D and F suffixes), 16-lead plastic dual-in-line packages (E suffix), and in chip form (H suffix).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Fig. 1 — Logic diagram of CD4099B and detail of 1 of 8 latches.

Features:


- Serial data input Active parallel output
- Storage register capability Master clear
- Can function as demultiplexer
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V, 2 V at V_{DD} = 10 V, 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


WRITE DISABLE 4 8 9 00 DATA 10 01 L 202 A 1 203 L 3 13 03 A 1 20 05 E 5 10 07 YSS 10. 9 1 3 14 25 H

CD4099B Types

Applications:

- Multi-line decoders
- A/D converters








Fig. 2 — Typical output low (sink)
current characteristics.

92CM-2767R1


CD4099B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	SEE	V_{DD}	LIMITS		11011-0
	FIG. 15*	(v)	WIN.	MAX.	UNITS
Supply Voltage Range: (At T _A = Full Package Temperature Range)	V V	MMM	1007.	18	Wv.
Minimum Pulse Width, tw		5	200	AND.	14
Data	(4)	10	100		TW
COM.	axX	15	80	4.Cox	. TV
Address		5	400	<1 €.0	11.
	(8)	10	200	70	ns
	WILL	15	125	00.X.	M
	WES	5	150	1003/1	
Reset	(5)	10	75	Vio.	CO_{2i}
W. 100 r.		15	50	N.77	
Setup Time, t _S		5	100	W.100	
Data to WRITE DISABLE	6	10	50	100	ns
		15	35 💉	NA.	
Hold Time, t _H Data to WRITE DISABLE	COM	5	150	11/1/17	oov.
	7	10	75		ns
MM	101.C	15	50	W	

^{*} Circled numbers refer to times indicated on master timing diagram.

Note: In addition to the above characteristics, a WRITE DISABLE ON time (the time that WRITE DISABLE is at a high level) must be observed during an address change for the total time that the external address lines AO, A1, and A2 are settling to a stable level, to prevent a wrong cell from being addressed (see Fig. 3).



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MODE SELECTION						
WD R		ADDRESSED LATCH	UNADDRESSED LATCH			
0	0	Follows Data	Holds Previous State			
0	(1) N.	Follows Data (Active High 8	Reset to "0" -Channel Demulti- plexer)			
1	0	Holds Pr	evious State			
1	1	Reset to "0"	Reset to "0"			

WD = WRITE DISABLE

R = RESET




Fig. 3 - Definition of WRITE DISABLE ON time.




Fig. 4 — Minimum output low (sink) current characteristics.




Fig. 6 — Typical output high (source) current characteristics.


CD4099B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
	Vo	VIN	VDD	TANNA CO				+25			ONITS
W.Ju	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	- - 1	0,5	5	5	5	150	150	M.	0.04	5	μА
Current,		0,10	10	10	10	300	300	7°	0.04	10	
IDD Max.	$M_{\Omega_{\infty}}$	0,15	15	20	20	600	600		0.04	20	
	ion I	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.00	V -	
(Sink) Current IOL Min.	0.5	0,10	10	1.6	1.5	_1.10	0.9	1.3	2.6	<u>,</u>	mA
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	W	
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	0.21	T.	
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	7 7 .	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-1	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	اب <u>ج</u>	
Output Voltage: Low-Level, VOL Max.	100Y	0,5	5	0.05 - 0				0.05			
	V 0	0,10	10	0.05			.=00	0	0.05	7.7V	
	4 Jun	0,15	15	0.05			TOO	0	0.05		
Output Voltage: High Level,	-40	0,5	5	4.95			4.95	5	- 1		
	Win	0,10	10	9.95 14.95			9.95	10.	CIP.		
VOH Min.	-511	0,15	15				14.95	15			
Input Low Voltage, VIL Max.	0.5, 4.5	- 1	5	1.5			T = ,	(th)	1.5	M.T M.	
	1, 9	In	10				<u> </u>	·	3		
	1.5,13.5	1-01	15	4			-,	1400	4		
Input High Voltage, VIH Min.	0.5, 4.5	-	5	3.5			3.5	- 00	1	O.V	
	1, 9	V-77	10	CON1- 7			7	1/20	=	ON	
	1.5,13.5	- 	15				11	<u>√3</u> 1(07.		
Input Current IIN Max.	-1/1/	0,18	18	±0.1	±0.1	±1	±1	ΔN,	±10-5	±0,1	μА



CD4099BH DIMENSIONS AND PAD LAYOUT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).




Fig.7 - Minimum output high (source) current characteristics.




Fig. 8 - Typical propagation delay time (deta to Qn) vs. load capacitance.




Fig. 9 — Typical transition time vs. load capacitance.




Fig. 10 — Typical dynamic power dissipation vs. address cycle time.

CD4099B Types


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25° C, C_L = 50 pF, Input t_P , t_f = 20 ns, R_L = 200 $K\Omega$

CHARACTERISTIC	CONDITIONS SEE VDD		LIMITS ALL PACKAGE TYPES		110070
ONANAO TENISTIC	FIG.15*	V _{DD} (V)	TYP.	UNITS	
Propagation Delay: tpLH.		5	200	400	-41
tPHL.	10	10	75	150	
Data to Output,	N	15	50	100	W
WRITE DISABLE	~\$I	5	200	400	
to Output, tpLH.	2	10	80	160	ns
t _{PHL}	W	15	60	120	
MAN COM	TVV.	5	175	350	
Reset to Output,	3	10	80	160	
t _{PHL}	MILL	15	65	130	
Address to Output,	V	5	225	450	
tPLH/	9	10	100	200	
tPHL	T.Mo	15	75	150	
Transition Time, t _{THL} ,	COM	5	100	200	1
(Any Output) tTLH		10	50	100	ns C
W 100 1		15	40	80	
Minimum Pulse	1.0	5	100	200	100 x.
Width, t _W	4	10	50	100	ns
Data	7 C(15	40	80	'In
1 1	8	5	200	400	N. 700
Address		10	100	200	ns
		15	65	125	Mor
The state of the s	1300 -	5	75	150	WW.
Reset	(5)	10	40	75	ns
		15	25	50	MAI
Minimum Setup	6	5	50	100	
Time, t _S		10	25	50	ns
Data to WRITE DISABLE	W. Y.	15	20	35	
Minimum Hold		5	75	150	W
Time, t _H	0	10	40	75	ns
Data to WRITE DISABLE	MM.	15	25	50	
Input Capacitance, CIN	Any Inp	ut 10	5	7.5	pF

^{*}Circled numbers refer to times indicated on master timing diagram.






Fig. 11 — Quiescent device current test circuit.




Fig. 12 - Input voltage test circuit,




Fig. 13 - Input current test circuit.




Fig. 14 - 1 of 16 decoder/demuttalexer.




Fig. 16 — Multiple selection decoding — 4 x 4 crosspoint switch.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

IMPORTANT NOTICE

WWW.100Y.COM.T WWW.100Y.COM. Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

> TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

> CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

> In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

> TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Ti's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

WWW.100Y.COM.T WWW.100Y.COW.T Copyright © 1998, Texas Instruments Incorporated