TEXAS INSTRUMENTS

CD4514B, CD4515B Types

Data sheet acquired from Harris Semiconductor SCHS074

CMOS 4-Bit Latch/4-to-16

Line Decoders

High-Voltage Types (20-Volt Rating) CD4514B Output "High" on Select CD4515B Output "Low" on Select

■ CD4514B and -CD4515B consist of a 4-bit strobed latch and a 4-to-16-line decoder. The latches hold the last input data presented prior to the strobe transition from 1 to 0. Inhibit control allows all outputs to be placed at 0(CD4514B) or 1(CD4515B) regardless of the state of the data or strobe inputs.

The decode truth table indicates all combinations of data inputs and appropriate selected outputs.

These devices are similar to industry types MC14514 and MC14515.

The CD4514B and CD4515B types are supplied in 24-lead hermetic dual-in-line ceramic packages (D and F suffixes), 24lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values.

Features.

- Strobed input latch
- Inhibit control
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25^oC
- Noise margin (over full package temperature range):

1 V at VDD = 5 V

2 V at V_{DD} = 10 V

2.5 V at VDD = 15 V

- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics.
- Meets all requirements of JEDEC Tentative Standard No. 13B; "Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:


- Digital multiplexing
- Address decoding
- Hexadecimal/BCD decoding
- Program-counter decoding
- Control decoder

DC SUPPLY-VOLTAGE RANGE, (VDD)	N 1001.
Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T _A = +100°C to +125°C D	erate Linearity at 12mW/ ^o C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package T)	ypes)100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	• • • • • • • • • • • • • • • • • • •

RECOMMENDED OPERATING CONDITIONS at T_A = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	LIN	1101170		
CHARACTERIOTIC	(V)	Min.	Max.	UNITS	
Supply-Voltage Range (For T _A = Full Package- Temperature Range)	ox.cc	3	18	v	
Data Setup Time, t _S	5 10 15	150 70 40	-	ns	
Strobe Pulse Width, t _W	5 10 15	250 100 75		ņs	






3

COMMERCIAL CMOS

HIGH VOLTAGE ICs








Fig. 2 - Minimum output low (sink) current characteristics.





勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

CD4514B, CD4515B Types



STATIC ELECTRICAL CHARACTERISTICS

CHARACTER ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)								
	Vo	VIN	VDD		. N.	00 -		+25			UNITS	
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Typ.	Mex.		
Quiescent Device	$0\overline{b}\overline{b}$	0,5	5	5	5	150	150	1242	0.04	5	<n< td=""></n<>	
Current, IDD Max.	. A.	0,10	10	10	10	300	300	C-P-V	0.04	10	μΑ	
	29- <u>-</u>	0,15	15	20 <	20	600	600	-	0.04	20		
	$c \Theta^{M}$	0,20	20	100	100	3000	3000	CO)	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.1-1	-	et a	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	- N	1	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8			
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2			
Current, IOH Min.	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6			
OH MIN	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage:	Too.	0,5	5	0.05					0	0.05	N	
Low-Level,	10 0 7	0,10	10	0.05				100	0	0.05		
VOL Max.		·0,15	15	AV.	0	.05	VI.	-	0	0.05	V	
Output Voltage:	N.100	0,5	5		4	4.95 4.95 5				0Ý,	v	
High-Level,		0,10	10		9	.95	N.J.	9.95	10		(TV	
VOH Min.		0,15	15	N MAR	14.95			14.95	15	COA		
Input Low	0.5, 4.5	<u> J</u> L L	5	N.)	1	.5			$\sqrt{2}$	1.5	V1.,	
Voltage,	1, 9		10	3			12		3	- 1		
VIL Max.	1.5,13.5	100	15	4			< ÷	22	4	v		
Input High 💦 🔨	0.5, 4.5	1	5	3.5			3.5	10 × 12	<u>3-</u>			
Voltage,	1, 9	• <u>≧</u>	10	COR				7	<u> </u>	4.	CON-	
VIH Min.	1.5,13.5		15	11				11	(4 .)	·	c0	
Input Current	A.M.	0,18	18	±0.1	±0.1	±1	±1	Ū.	±10-5	±0.1	μΑ	




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical strobe or data propagation delay time vs. load capacitance.




Fig. 6 - Typical inhibit propagation delay time vs. load capacitance.




Fig. 9 - Typical power dissipation vs. frequency.




Fig. 7 — Typical low-to-high transition time vs. load capacitance.




Fig. 8 - Typical strobe or data propagation delay time vs. supply voltage.

CD4514B, CD4515B Types

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_f, t_f = 20 ns, C_L = 50 pF, R_L = 200 K Ω

	TEST COND	TIONS	LIN			
CHARACTERISTIC	WWW.1	V _{DD} V	Тур.	Max.	UNITS	
Propagation Delay Time: tpHL, tpLH Strobe or Data	WWW.	5 10 15	485 185 135	970 370 270		
Inhibit	WW	5 10 15	250 110 85	500 220 170	ns	
Transition Time, t _{TLH} , t _{THL}	N N	5 10 15	100 50 40	200 100 80	LM	
Minimum Strobe Pulse Width, t _W	W	5 10 15	125 50 40	250 100 75	ns	
Minimum Data Setup Time, t _S	ITW.	5 10 15	75 35 20	150 70 40	ns	
Input Capacitance, CIN	Any Input		5	7.5	pF	





Fig. 10 - Quiescent device current test circuit.



3

COMMERCIAL CMOS HIGH VOLTAGE ICs





Fig. 12 - Input current test circuit.







Fig. 11 + Input voltage test circuit.

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100Y.COM CD4514B, CD4515B Types






Fig. 14 - Waveforms for setup time and strobe pulse width.


WWW.100Y.COM. DECODE TRUTH TABLE (Strobe = 1)

INHIBIT		ECC		R	SELECTED OUTPUT		
00	D	C	B	A	CD4514B = Logic 1 (High) CD4515B = Logic 0 (Low)		
0	0	0	0	0	SO SO		
0	0	0	0	1	S1		
0	0	0	1.1	0	S2		
0	0	0	1	1	\$3		
0	0	1	0	0	S4		
0	0	1	0	1	\$5		
0	0	1	1	0	S6		
0	0	1	1	T	S7		
0	1	0	0	0	S8		
0	1	0	0	1	S9		
0	1.	0	1	0	S10		
0	1	0	1	1	511		
0	1	-1	0	0	S12		
0	1	1	0	1	\$13		
0	1	1.	11	0	S14		
0	1	1	1	1	S15		
1	×	x	x	x	All Outputs = 0, CD4514B All Outputs = 1, CD4515B		

X = Don't Care Logic 1 = high Logic 0 = low

-Wr

×



Dimensions and Pad Layout for CD45158 Chip (Dimensions and pad layout for the CD4514B are identical)

WWW.100Y.COM.TW Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) . WWW.100Y

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

IMPORTANT NOTICE

WWW.100Y.COM.T WWW.100Y.COM Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

> TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

> CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

> In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

> TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

WWW.100Y.COM.T WWW.100Y.COM.T Copyright © 1999, Texas Instruments Incorporated WWW.100X.CON