

Data sheet acquired from Harris Semiconductor SCHS204J

February 1998 - Revised December 2003

High-Speed CMOS Logic Phase-Locked Loop with VCO

Features

- Operating Frequency Range
 - Up to 18MHz (Typ) at $V_{CC} = 5V$
 - Minimum Center Frequency of 12MHz at V_{CC} = 4.5V
- Choice of Three Phase Comparators
 - EXCLUSIVE-OR
 - Edge-Triggered JK Flip-Flop
 - Edge-Triggered RS Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Minimal Frequency Drift
- Operating Power Supply Voltage Range
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I₁ ≤ 1μA at VOL, VOH

Applications

- FM Modulation and Demodulation
- · Frequency Synthesis and Multiplication
- Frequency Discrimination
- Tone Decoding
- Data Synchronization and Conditioning
- Voltage-to-Frequency Conversion
- Motor-Speed Control

Description

The 'HC4046A and 'HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.

The 'HC4046A and 'HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC4046AF3A	-55 to 125	16 Ld CERDIP
CD54HCT4046AF3A	-55 to 125	16 Ld CERDIP
CD74HC4046AE	-55 to 125	16 Ld PDIP
CD74HC4046AM	-55 to 125	16 Ld SOIC
CD74HC4046AMT	-55 to 125	16 Ld SOIC
CD74HC4046AM96	-55 to 125	16 Ld SOIC
CD74HC4046ANSR	-55 to 125	16 Ld SOP
CD74HC4046APWR	-55 to 125	16 Ld TSSOP
CD74HC4046APWT	-55 to 125	16 Ld TSSOP
CD74HCT4046AE	-55 to 125	16 Ld PDIP
CD74HCT4046AM	-55 to 125	16 Ld SOIC
CD74HCT4046AMT	-55 to 125	16 Ld SOIC
CD74HCT4046AM96	-55 to 125	16 Ld SOIC
10== 11#	- 47 CV	1

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

Pinout


CD54HC4046A, CD54HCT4046A (CERDIP) CD74HC4046A (PDIP, SOIC, SOP, TSSOP) CD74HCT4046A (PDIP, SOIC)



力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.100Y.C

Functional Diagram



Pin Descriptions

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	PCPOUT	Phase Comparator Pulse Output
2	PC1 _{OUT}	Phase Comparator 1 Output
3	COMPIN	Comparator Input
4	VCO _{OUT}	VCO Output
5	INH	Inhibit Input
6	C1 _A	Capacitor C1 Connection A
7	C1 _B	Capacitor C1 Connection B
8	GND	Ground (0V)
9	VCOIN	VCO Input
10	DEM _{OUT}	Demodulator Output
11	R ₁	Resistor R1 Connection
12	R ₂	Resistor R2 Connection
13	PC2 _{OUT}	Phase Comparator 2 Output
14	SIG _{IN}	Signal Input
15	PC3 _{OUT}	Phase Comparator 3 Output
16	V _{CC}	Positive Supply Voltage



General Description

vco

The VCO requires one external capacitor C1 (between C1_A and C1_B) and one external resistor R1 (between R₁ and GND) or two external resistors R1 and R2 (between R₁ and GND, and R₂ and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Figure 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOUT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (RS) should be connected from DEMOUT to GND; if unused, DEMOUT should be left open. The VCO output (VCO_{OUT}) can be connected directly to the comparator input (COMPIN), or connected via a frequencydivider. The VCO output signal has a specified duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

Phase Comparators

The signal input (SIG_{IN}) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Phase Comparator 1 (PC1)

This is an Exclusive-OR network. The signal and comparator input frequencies (f_i) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ($f_r = 2f_i$) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/\pi)$ ($\phi SIG_{IN} - \phi COMP_{IN}$) where V_{DEMOUT} is the demodulator output at pin 10; $V_{DEMOUT} = V_{PC1OUT}$ (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of signals (SIGIN) and the comparator input (COMPIN) as shown in Figure 2. The average of VDEM is equal to 1/2 VCC when there is no signal or noise at SIGIN, and with this input the VCO oscillates at the center frequency (fo). Typical waveforms for the PC1 loop locked at fo are shown in Figure 3.

The frequency capture range $(2f_C)$ is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range $(2f_L)$ is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.




FIGURE 2. PHASE COMPARATOR 1: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: $V_{DEMOUT} = V_{PC1OUT} = (V_{CC}/\pi) \ (\phi SIG_{IN} - \phi COMP_{IN}); \ \phi_{DEMOUT} = (\phi SIG_{IN} - \phi COMP_{IN})$




FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 1, LOOP LOCKED AT fo

Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of ${\rm SIG_{IN}}$ and ${\rm COMP_{IN}}$ are not important. PC2 comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure 1) where ${\rm SIG_{IN}}$ causes an up-count and ${\rm COMP_{IN}}$ a down-count. The transfer function of PC2, assuming ripple (fr = fi) is suppressed, is:

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (V_{DEMOUT}), is the resultant of the phase differences of SIG_{IN} and $COMP_{IN}$ as shown in Figure 4. Typical waveforms for the PC2 loop locked at f_0 are shown in Figure 5.




FIGURE 4. PHASE COMPARATOR 2: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: VDEMOUT = VPC2OUT

 $= (V_{CC}/4\pi) (\phi SIG_{IN} - \phi COMP_{IN});$ $\phi_{DEMOUT} = (\phi SIG_{IN} - \phi COMP_{IN})$




FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 2, LOOP LOCKED AT fo

When the frequencies of SIG_{IN} and COMP_{IN} are equal but the phase of SIG_{IN} leads that of COMP_{IN}, the p-type output driver at PC2_{OUT} is held "ON" for a time corresponding to the phase difference (ϕ_{DEMOUT}). When the phase of SIG_{IN} lags that of COMP_{IN}, the n-type driver is held "ON".

When the frequency of SIG_{IN} is higher than that of $COMP_{IN}$, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are "OFF" (three-state). If the SIG_{IN} frequency is lower than the $COMP_{IN}$ frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to $PC2_{OUT}$ varies until the signal and comparator inputs are equal in both phase and

frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP_{OUT}) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between SIG_{IN} and $COMP_{IN}$ over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG_{IN} , the VCO adjusts, via PC2, to its lowest frequency.

Phase Comparator 3 (PC3)

This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG_{IN} and $COMP_{IN}$ are not important. The transfer characteristic of PC3, assuming ripple ($f_r = f_i$) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/2p)$ (fSIG_{IN} - fCOMP_{IN}) where V_{DEMOUT} is the demodulator output at pin 10; $V_{DEMOUT} = V_{PC3OUT}$ (via low-pass filter).

The average output from PC3, fed to the VCO via the low-pass filter and seen at the demodulator at pin 10 (V_{DEMOUT}), is the resultant of the phase differences of SIGIN and COMPIN as shown in Figure 6. Typical waveforms for the PC3 loop locked at f_0 are shown in Figure 7.

The phase-to-output response characteristic of PC3 (Figure 6) differs from that of PC2 in that the phase angle between SIG_{IN} and $COMP_{IN}$ varies between 0° and 360° and is 180° at the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as aconsequence the ripple content of the VCO input signal is higher. With no signal present at SIG_{IN} , the VCO adjusts, via PC3, to its highest frequency.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparator's sections are identical, so that there is no difference in the ${\rm SIG_{IN}}$ (pin 14) or ${\rm COMP_{IN}}$ (pin 3) inputs between the HC and the HCT versions.




FIGURE 6. PHASE COMPARATOR 3: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: VDEMOUT = VPC3OUT

= $(V_{CC}/2\pi)$ (ϕ SIG_{IN} - ϕ COMP_{IN}); ϕ DEMOUT = $(\phi$ SIG_{IN} - ϕ COMP_{IN})




FIGURE 7. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 3, LOOP LOCKED AT fo

Absolute Maximum Ratings	
DC Supply Voltage, V _{CC}	0.5V to 7V
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$	±20mA
	±20mA
For -0.5V < V _O < V _{CC} + 0.5V	±25mA
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	
MM. FOOM. THE MANN.	<u>±</u> 50111A
Operating Conditions	

Thermal Information

Package Thermal Impedance, θ_{JA} (see Note 1):
E (PDIP) Package
M (SOIC) Package73°C/W
NS (SOP) Package
PW (TSSOP) Package
Maximum Junction Temperature
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)300°C
(SOIC - Lead Tips Only)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

MMA	V 100Y	TE: CONDI	7 7	V _{CC}		25°C		-40°C 1	го 85°С	-55°C T	O 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
HC TYPES	144	Y.Co.	WT	4	MW	- 100	Y.Co.	TTV	N	MA	- 11	00 X .c	
VCO SECTION	M. Jos	of COD	CIN		WW	N.Y.	N.Cl) Mr.	W	W	M. A.	ooy.	
INH High Level Input	V _{IH}	1 CO	W-F .	3	2.1	11-10	- - √ 1 (2.1		2.1	-11	V	
Voltage	1 V	007.	MIT	4.5	3.15		00 j.	3.15	- T	3.15	To Table	V	
	MAN	OV.C		6	4.2	N .	1067	4.2	II	4.2	M I.	V	
INH Low Level Input	V _{IL}	, on V.C	OF	3	- 17	41-11	0.9	Co	0.9	-	0.9	V	
Voltage		MAN TOO	CO_{M} .	4.5	-	N PV	1.35	4 . 6 O 3	1.35	-	1.35	٧	
	11	$N.100^{-1}$	COM	6	-	T T	1.8	-1 CC	1.8	<u>-</u>	1.8	V	
VCO _{OUT} High Level	V _{OH} V _{IH} or	V _{IH} or V _{IL}	-0.02	3	2.9	M.	w 10	2.9	ONA.I	2.9	- 11	V	
Output Voltage CMOS Loads		1111	-0.02	4.5	4.4		11	4.4	المقد	4.4	- 1	V	
CIVICO LOAGS	× 1	MM·ro	-0.02	6	5.9	-11	MAN.	5.9	COF	5.9		V	
VCO _{OUT} High Level	evel		WW.1	- T (')	$M_{I^{*}I^{*}}$		-	W.	10-	$C_{O_{M_1}}$	- TXV	-	V
Output Voltage TTL Loads				4.5	3.98	-	- 1	3.84	- c01	3.7	-	V	
TTE LOADS		MM	-5.2	6	5.48	-	Ma.	5.34	7	5.2	-	V	
VCO _{OUT} Low Level	V _{OL}	V _{IH} or V _{IL}	0.02	2	TI	-	0.1	-	0.1	-	0.1	V	
Output Voltage CMOS Loads		WW	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V	
CIVICO LOAGS		1	0.02	6	M-7	-	0.1	-	0.1	-	0.1	V	
VCO _{OUT} Low Level		11/1	- xx 10) i.	-	-	-	-	-	-	-	V	
Output Voltage ITL Loads		W	4	4.5	-	-	0.26	-	0.33	-	0.4	V	
		5.2	6	-	-	0.26	-	0.33	-	0.4	V		
C1A, C1B Low Level	ow Level V _{OL}	V _{IL} or V _{IH}	4	4.5	-	-	0.40	-	0.47	-	0.54	V	
Output Voltage (Test Purposes Only)			5.2	6	-	-	0.40	-	0.47	-	0.54	V	

DC Electrical Specifications (Continued)

WW.100Y.COM.TW

	N	TEST CONDITIONS		V _{CC}	N	25°C		-40°C TO 85°C		-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
INH VCO _{IN} Input Leakage Current	l _l	V _{CC} or GND	1001	CO6/1.	LA.	-	±0.1	N.100	±1.0	W-7	±1	μΑ
R1 Range (Note 2)	<u>-</u>	-500	1.700	4.5	3	-	300	Min	ov C	Dia.	- N	kΩ
R2 Range (Note 2)		JĀ.	CV. 100	4.5	3	-	300	ALVII.L) · ·	OM	- 4 <u>1</u>	kΩ
C1 Capacitance	CN -	3/1/4	×1-10(3	M-TV	-	No	-50	100,	Mon	1.15	pF
Range	TV	W	111.2	4.5	- 1	Ń -	Limit	147,	1007	Con	TW	pF
	. L '		$MM \cdot T$	6	Dir.				-001	$VC_{O_{b}}$	W	pF
VCO _{IN} Operating	1.7.	Over the	range	3	1.1	-41	1.9	- TXN	N.In.	√ €.O	Mr.	ı V
Voltage Range	WIIN	specified f		4.5	1.1	17.	3.2	7	W-10		JA	V
	OM.TV	Linearity See Figure 10, and 34 - 37 (Note 3)		6	1.1	T.TV	4.6	N.	NW.1	001.	OM.1	V
PHASE COMPARATO	R SECTIO	N	- 1	11.10c	-1 (Mi	-1			100	COA	- N
SIG _{IN} , COMP _{IN}	V _{IH}		7//	2	1.5	1.1	-	1.5	- 1	1.5	CON	V
DC Coupled	CON	W	W	4.5	3.15	- 1	IN	3.15	44.5	3.15	- 0	V
High-Level Input Voltage	A'COM	TW	V	6	4.2	$C\overline{O}_{\hat{p}_{s}}$	-11	4.2	NIW	4.2	N.C.	V
SIG _{IN} , COMP _{IN}	VIL		-	2	7110	- CO _J	0.5	-	0.5	14-10	0.5	V
DC Coupled	07.12	M.T.W	•	4.5	1.700	e ()	1.35	≪T -	1.35	NW.	1.35	V
Low-Level Input Voltage	001.CC	WILM	•	6	x 100		1.8	-	1.8	- FIN	1.8	~ (V)
PCP _{OUT} , PCn OUT	V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	UŽ.C	05.	1.9	- 1	1.9	1007	V
High-Level Output	VOH	VIL OF VIH	V .02	4.5	4.4	00-7.5	10//	4.4	<u> </u>	4.4	1-00	V
Voltage CMOS Loads	V.100	COM.		6	5.9	-4	COM	5.9	_	5.9	- 0C	V
PCP _{OUT} , PCn OUT	V _{OH}	V _{IL} or V _{IH}	-4	4.5	3.98	¹ 00 ₁	· co	3.84	_	3.7	W.10	V
High-Level Output Voltage TTL Loads	VOH	VIL OI VIH	-5.2	6	5.48	N.100	OV.CC	5.34	N -	5.2	NN.1	V
PCP _{OUT} , PCn OUT	V _{OL}	V _{IL} or V _{IH}	0.02	2	N/A	-11	0.1	~ ~ 1	0.1	_	0.1	V
Low-Level Output	N OL	C C	DIVI-	4.5	-(N)	MAN Y	0.1	000	0.1	 -	0.1	V
Voltage CMOS Loads	TININ	700 1	$O_{M'I}$	- 6		W.W	0.1	CON	0.1	-	0.1	V
PCP _{OUT} , PCn OUT	V _{OL}	V _{IL} or V _{IH}	4	4.5	- 1	- 14 V	0.26	- CO	0.33	-	0.4	V
Low-Level Output Voltage TTL Loads	VOL	W.100	5.2	6	-	WW	0.26	ON:CO	0.33	N -	0.4	V
SIG _{IN} , COMP _{IN} Input	I _I (N	V _{CC} or	V.CO	2	_	W	±3	00 Y.C	±4	<u> </u>	±5	μА
Leakage Current	1	GND	CC.	3	I -	-11	±7	ON.	±9	- 12	±11	μА
		W.19)0 1.	4.5	⊲1 -	-	±18	1110	±23	XX	±29	μА
	1	N N	001.	6	-	-	±30	1.700	±38	1.	±45	μА
PC2 _{OUT} Three-State Off-State Current	l _{OZ}	V _{IL} or V _{IH}	700.1°	6	TVI	-	±0.5	(V. 1 00	±5	-	±10	μА
SIG _{IN} , COMP _{IN} Input	R _I	V _I at Se	lf-Bias	3	-	800	-	-	-	-	-	kΩ
Resistance		Operatio	n Point:	4.5	1.1	250	-	-	-	-	-	kΩ
		ΔV _I = See Fig		6	-	150	-	-	-	-	-	kΩ
DEMODULATOR SEC	TION	1	WW.		L	<u> </u>	I	<u> </u>	<u> </u>	<u> </u>	<u> </u>	L
Resistor Range	R _S	at R _S >	300kΩ	3	50	-	300	-	-	-	-	kΩ
J		Leakage	Current	4.5	50	-	300	-	-	-	-	kΩ
		1	Can Influence VDEMOUT		50	_	300	-	_	_	_	kΩ

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

DC Electrical Specifications (Continued)

WW.100Y.COM.TW

	N.	CONDIT		V _{CC}	N	25°C		-40°C 1	го 85°С	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Voltage VCOIN	V _{OFF}	$V_I = V_{VC}$	O IN =	3	Ai	±30	N -	N. FUU	- 00	M^{-7}	-	mV
to V _{DEM}	N.	V _{CC}	100Y	4.5	TW	±20	M.W	10	27.5	T.T	N -	mV
	CA A	Values Tak R _S Ra See Fig	ange	1.C6)		±10	W	NW.1	00 ^½ .C	OM.	LM M-	mV
Dynamic Output	R_{D}	VDEMO	OUT =	3	- T	25	- <	111	100X	Co	WT	Ω
Resistance at	7.7	$\frac{V_{CC}}{2}$	WW.1	4.5	$0\bar{M}_{I^*}$	25	-	THE STATE OF THE S	1.30	A.C.O.	-W	Ω
DEMOUT	I.TW	2	TIN.	6	W.	25	-	TXN	W. Jan	-150	Mr.	Ω
Quiescent Device Current	Icc	Pins 3, 5 at V _{CC} F GND, I ₁ a and 14 exclu	Pin 9 at at Pins 3 to be	N.100 N.100 100 x	COM V.CO	T.W.	8	W	80	100X.C	160 OM	μΑ
HCT TYPES		IN	MA	11/10	O.A.	OM.	. An		-111	1.100	CON	1.1
VCO SECTION	I.Co.	W	W	W T	OOY.C	-11	TW		MA	100		M.T.
INH High Level Input Voltage	V _{IH}	ITW	- 1	4.5 to 5.5	2 Y.	COD	LTW	2	N-W	2	M.CO	V
INH Low Level Input Voltage	VIL	MITW	-	4.5 to 5.5	1.100	V.CO	0.8	- N	0.8	N^{-1}	0.8	OV
VCO _{OUT} High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	oy.C	O_{M}	4.4	- <	4.4	1001	(CO)
VCO _{OUT} High Level Output Voltage TTL Loads	N.1002	COM.	-4	4.5	3.98	100 X		3.84	-	3.7	N.100	V.V
VCO _{OUT} Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	WW	47.10 N.100	0.1	M_{T}	0.1	N	0.1	00X
VCO _{OUT} Low Level Output Voltage TTL Loads	MMM')	100X.CO	41V	4.5	W	NW.1	0.26		0.33	- 1	0.4	1.100 N.100
C1A, C1B Low Level Output Voltage (Test Purposes Only)	V _{OL}	V _{IH} or V _{IL}	4.1 COM.1	4.5	- 1	NWW	0.40	Y.CO	0.47	-	0.54	V
INH VCO _{IN} Input Leakage Current	11/1	Any Vo Between \ GN	CC and	5.5	-	WA	±0.1	00X.C	±1 T	LAN N	±1	μА
R1 Range (Note 2)	- 1	MAI.	N-CC	4.5	3	-11	300	1001		TIN	-	kΩ
R2 Range (Note 2)	-	W-N-1	v.C	4.5	3	- <	300	- 501	COM	WT.	-	kΩ
C1 Capacitance Range	-	WWW.	1001.	4.5	0	-	No Limit	(100 1100	Y.CO	1. · · ·	-	pF
VCO _{IN} Operating Voltage Range	-	Over the specified for Linearity Se 10, and 3 (Note	or R1 for ee Figure 34 - 37	C4.5 Y.CON	.7 ^{1,1} \ 1.TW	-	3.2	<u>-</u>	-	-	-	V
PHASE COMPARATO	R SECTIO	N N	MAN									
SIG _{IN} , COMP _{IN} DC Coupled High-Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

DC Electrical Specifications (Continued)

	N N	CONDI		V _{CC}	N	25°C	WW	-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
SIG _{IN} , COMP _{IN} DC Coupled Low-Level Input Voltage	V _{IL}	MMM	1.100X	4.5 to 5.5	TW TW	-	0.8	N.100	0.8	M.T	0.8	V
PCP _{OUT} , PCn OUT High-Level Output Voltage CMOS Loads	V _{OH}	V _{IL} or V _{IH}	M.100 M.100	4.5 A.5	4.4	V -	W	4.4	100X	4.4	LW LW	V
PCP _{OUT} , PCn OUT High-Level Output Voltage TTL Loads	Voн	V _{IL} or V _{IH}	MAN.	4.5	3.98		-	3.84	M.700	3.7	M.T.	V N
PCP _{OUT} , PCn OUT Low-Level Output Voltage CMOS Loads	V _{OL}	V _{IL} or V _{IH}	MA.	4.5	N.CO	M.T.	0.1	N	0.1	100X	0.1 COM	TV TW
PCP _{OUT} , PCn OUT Low-Level Output Voltage TTL Loads	V _{OL}	V _{IL} or V _{IH}	-1/	4.5	100X	CON	0.26	-	0.33	N.100	0.4	M.T
SIG _{IN} , COMP _{IN} Input Leakage Current	100X.C	Any Voltage Between V _{CC} and GND	- V	5.5	M.700	7.CO 07.C'	±30	N W	±38		±45	-μA - (Ο) - (-(-(-(-(-(-(-(-(-(-(-(-(-(-(-(-(-(-(
PC2 _{OUT} Three-State Off-State Current	l _{OZ}	V _{IL} or V _{IH}	LM_	5.5	W.W.	1007	±0.5	±5	-	WW	±10	μΑ
SIG _{IN} , COMP _{IN} Input Resistance	R _I	V _I at Se Operatio ΔV _I = See Fig	n Point: 0.5V,	4.5	MM	250	7.C0	M.TV	N N	AN A	NN.1	kΩ
DEMODULATOR SEC	TION	00 -	$M_{i,j}$	-7	7	WW.1	00-	COM	× 1		- TINV	Too
Resistor Range	R _S	at R _S > Leakage Can Infl V _{DEM}	Current luence	4.5	5	NW	300	K.COM	TY LTV	-	WW	kΩ
Offset Voltage VCO _{IN} to V _{DEM}	Voff	VCC 2 Values tal R _S Ra	$V_{\rm DEM\ OUT}$ $V_{\rm I} = V_{\rm VCO\ IN} = V_{\rm CC}$ 2 $V_{\rm Alues\ taken\ over}$ $R_{\rm S\ Range}$ $See\ Figure\ 23$		<u>-</u>	±20	WW.10	100X.C	OM.T COM	N TW	-W	MV
Dynamic Output Resistance at DEM _{OUT}	R _D	V _{DEM} (V _{CC} 2	OUT =	4.5	LM	25	WW	M:700	Y.CO	V.L.	-	Ω
Quiescent Device Current	Icc	V _{CC} or GND	N.1907	5.5	TW	-	8	-	80	-	160	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 4)	V _{CC} -2.1 Excluding Pin 5	MA:10	4.5 to 5.5	1.2	100	360	-	450	-	490	μА

NOTES:

- 2. The value for R1 and R2 in parallel should exceed $2.7 k\Omega.$
- 3. The maximum operating voltage can be as high as V_{CC} -0.9V, however, this may result in an increased offset voltage.
- 4. For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
INH	WW. TOOK. COM.T.

NOTE: Unit load is ΔI_{CC} limit specific in DC Electrical Specifications Table, e.g., 360µA max. at 25°C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Switching Specifications $C_L = 50pF$, Input t_r , $t_f = 6ns$

W.100Y.COM.TW		TEST	CO_{M_1}	LM	25°C	WW		C TO °C		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		N 1.	- col	$V_{i,I,A}$	-1	N.		N.100	-1 CO	Mir	×1
PHASE COMPARATOR SECTI	ON	WW 10	07.0	T.M	M		Mai	W.100	J.	$\sigma_{M,T}$	W
Propagation Delay SIG _{IN} , COMP _{IN} to PCI _{OUT}	t _{PLH} , t _{PHL}	WW.	2	OM.		200	- T	250	10 Y.	300	ns
WWW. TOOK COM	L.M.	W	4.5	-GN		40	-	50	100.	60	ns
	WI	MM	6	~ - 01	1.1	34	-	43	100	51	ns
SIG _{IN} , COMP _{IN} to PCP _{OUT}	ITI	WW.	2		N.T	300	-	375	N.100	450	ns
MAM. TOON.CO.	WT	WW	4.5	A.C.	77	60	-	75	-31-10	90	ns
)Mr.	W	6	O. T. C	21	51	-	64	-1	77	ns
SIG _{IN} , COMP _{IN} to PC3 _{OUT}	OWIT	V V	2	on t V.	$CO_{j_{j_{1}}}$	245	-	305	M. J.	307	ns
	CO_{M-1}		4.5	001	CO	49	N -	61	W.W.	74	ns
	COM.	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	6	700	J EC	42	~ \ \ \ -	52		63	ns
Output Transition Time	t _{THL} , t _{TLH}		2	1.700	-1 C	75	- 31	95	TVV	110	ns
	1.00	TW	4.5	W-10	0 -	15	1	19	-	22	ns
	OX.CO.	N.TW	6	- - 1 1	007.	13	1.7.	16	1	19	ns
Output Enable Time, SIG _{IN} ,	t _{PZH} , t _{PZL}	WILL	2	1	1007	265	T.	330	- 11	400	ns
COMP _{IN} to PC2 _{OUT}	. C)NI.	4.5	Nin	100	53	. ī J	66	- 1	80	ns
	Just C	OM.IV	6	NYI	4	45) <u>, </u>	56	-	68	ns
Output Disable Time, SIG _{IN} ,	t _{PHZ} , t _{PLZ}	COMP	2	w V	M.r.	315	Obs	395	-	475	ns
COMP _{IN} to PC2 _{OUT}	W.100 L	COMI	4.5	-311	114.1	63	$C_{\Theta_{\widetilde{M}}}$	79	-	95	ns
	M.100	COM.T	6	- 1	WW	54	1 CO	67	- T	81	ns
AC Coupled Input Sensitivity	100	V _{I(P-P)}	3	- 1	11	(700	C(Will	¥* - * 1	- "	mV
(_{P-P}) at SIG _{IN} or COMP _{IN}	71	OY.COM!	4.5	-	15	N.10	17:	OM.		-	mV
	MMM	OOA.Co.	6	-	33	×1 1	007.	Wo.	T_M	-	mV
VCO SECTION	MMM.	TOUX CO.	WTI		W	NA	1001		TW		
Frequency Stability with	Δf	$R_1 = 100k\Omega$,	3	-	0.11	Min	450	Co.	-	-	%/°C
Temperature Change	$\overline{\Delta}\overline{T}$	R ₂ = ∞	4.5	N -	0.11	THE	1.10	-	-	-	%/°C
		W.100 1	6		0.11	-	-	-	-	-	%/°C
Maximum Frequency	f _{MAX}	C ₁ = 50pF	3/	-	24	-	-	-	-	-	MHz
	N.	$R_1 = 3.5k\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz
	1	77	6	-	24	-	-	- 1	-	-	MHz
		C ₁ = 0pF	3	-	38	-	-	-	-	-	MHz
		$R_1 = 9.1k\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz
		-	6	-	38	-	-	-	-	-	MHz

Switching Specifications	$C_L = 50pF$, Input t_r , $t_f = 6ns$	(Continued)
--------------------------	--	-------------

	NWW.1	TEST	TW		25°C	W.19		C TO C		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Center Frequency		$C_1 = 40pF$	3	7	10	WW	Too	J CO	M	- I	MHz
	MAN	$R_1 = 3k\Omega$ $R_2 = \infty$	4.5	12	17	- 1	N.100	-10	Mi	-	MHz
	WW	VCO _{IN} = VCC/2	6	14	21	W.	W.10	oox.	OM	TW.	MHz
Frequency Linearity	Δf_{VCO}	$R_1 = 100k\Omega$	3		0.4	-	NIN.	- 1	CG_{M_2}	-TN	%
		$R_2 = \infty$ $C_1 = 100pF$	4.5	.1.	0.4	-	W.	100,	1 CO		%
	4	N 91 = 100p1	6	1.17	0.4	-		1.100		WIL	%
Offset Frequency	V	$R_2 = 220k\Omega$	3	T.T	400	-	M.T.	N 10	J. T.	T.M	kHz
	N	C ₁ = 1nF	4.5	- 1	400	-	N W	-11	10 1 · ·	-T/	kHz
	CIN	WWW.	6	OM.	400	-		101-7	on-V.	O.	kHz
DEMODULATOR SECTION	-33	WWI	100 =	COM			* X	WW.	001	COM	TW
V _{OUT} V _S f _{IN}		$R_1 = 100k\Omega$	3	C . O		K1 -	-		1110	CO	mV/kH
WW. 100Y.Co	M.T.W	$R_2 = \infty$ $C_1 = 100pF$	4.5		330		-		N.100	-7 CC	mV/kH
	WIIM	$R_S = 100pr$	6	7	M.	<u> </u>	-	- N	W-10	-	mV/kH
	OWIW	$R_3 = 100k\Omega$ $C_2 = 100pF$	V VV.	OY.C	-OM	TW		WV		OOY.C	MO
HCT TYPES	TIME	-	- 1 1	007.	-01	1.14				100	
PHASE COMPARATOR SECT	ION	W 3	NA	1003	CU	11.17	N	V	TAN Y	100	
Propagation Delay	t _{PHL} , t _{PLH}	TV	WWW	.100	V.CC	1	W		WW	100	N.CU
SIG _{IN} , COMP _{IN} to PCI _{OUT}	N COM	$C_L = 50pF$	4.5	1.10	N-C	45		56	W.	68	ns
SIG _{IN} , COMP _{IN} to PCP _{OUT}	t _{PHL} , t _{PLH}	C _L = 50pF	4.5	11-11		68	TIN	85	- TVV	102	ns
SIG _{IN} , COMP _{IN} to PC3 _{OUT}	^t PHL, ^t PLH	C _L = 50pF	4.5	NVI.	00.	58	1.1	73	-	87	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5	- 1 N	100,	15	$M_{\mathcal{M}_{\mathcal{J}_{\mathcal{J}_{\mathcal{J}}}}}$	19	-	22	ns
Output Enable Time, SIG _{IN} , COMP _{IN} to PC2 _{OUT}	t _{PZH} , t _{PZL}	C _L = 50pF	4.5	NW	V.1-00	60	DNI.T	75	-	90	pF
Output Disable Time, SIG _{IN} , COMP _{IN} to PCZ _{OUT}	t _{PHZ} , t _{PLZ}	C _L = 50pF	4.5	WW	W_{1}	68		85	-	102	pF
AC Coupled Input Sensitivity (P-P) at SIGIN or COMPI	N.100	V _{I(P-P)}	4.5	W.	15	70 0 7	1 CO	M.T.V	<u>.</u>	3/1	mV
VCO SECTION	-1W.10	COMI	- 41		TANY	1.100	<1 C	DM:	-XXI		NWW
Frequency Stability with Temperature Change	$\frac{\Delta f}{\overline{\Delta T}}$	$R_1 = 100k\Omega$, $R_2 = \infty$	4.5	-	0.11	W-10	OY.C	OM.	TW	-	%/°C
Maximum Frequency	f _{MAX}	$C_1 = 50pF$ $R_1 = 3.5k\Omega$ $R_2 = \infty$	4.5	-	24	MM.	1007	CO _N	1.17	-	MHz
	WW	$C_1 = 0pF$ $R_1 = 9.1k\Omega$ $R_2 = \infty$	4.5	N -	38	NAN	1.3410	-	-	-	MHz
Center Frequency	W.	$C_1 = 40pF$ $R_1 = 3k\Omega$ $R_2 = \infty$ $VCO_{IN} = VCC/2$	4.5	12	17	-	-	-	-	-	MHz
Frequency Linearity	Δf _{VCO}	$R_1 = 100k\Omega$ $R_2 = \infty$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%

Switching Specifications $C_L = 50pF$, Input t_f , $t_f = 6ns$ (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25°C		-40°C TO 85°C		-55°C TO 125°C			
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Frequency	WW	$R_2 = 220k\Omega$ $C_1 = 1nF$	4.5	-	400	WW	100 100	V.CO	M.T	N -	kHz
DEMODULATOR SECTION	WW	M. POON.C	OF T	W		WW	10	OY.C.	- 317	TV.	
V _{OUT} V _S f _{IN}	W	$R_1 = 100k\Omega$ $R_2 = \infty$	4.5	CA!	330	MA	W	001.C	OP.	TV	mV/kHz
	V	$C_1 = 100 pF$ $R_S = 10 k\Omega$	COL	WI		W		100X		LTW	
		$R_3 = 100k\Omega$ $C_2 = 100pF$	Y.CO	I.TV	N N	1		(100)		M.TV	N

Test Circuits and Waveforms




FIGURE 8. INPUT TO OUTPUT PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES




FIGURE 9. THREE STATE ENABLE AND DISABLE TIMES FOR PC2_{OUT}

Typical Performance Curves




FIGURE 10. TYPICAL INPUT RESISTANCE CURVE AT SIG_{IN} , $COMP_{IN}$

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM

Typical Performance Curves (Continued)




FIGURE 11. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V_{CC} = 4.5V)




FIGURE 12. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V_{CC} = 6V)




FIGURE 13. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V_{CC} = 3V, R2 = OPEN)




FIGURE 14. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V_{CC} = 4.5V)




FIGURE 15. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 ($V_{CC} = 5.5V$)




FIGURE 16. HC4046A TYPICAL VCO FREQUENCY vs VCO_{IN} (R1 = 1.5M Ω , C1 = 50pF)

Typical Performance Curves (Continued)




FIGURE 17. HC4046A TYPICAL VCO FREQUENCY vs VCO $_{IN}$ (R1 = 1.5M $\Omega,$ C1 = 0.1 $\mu F)$




FIGURE 18. HC4046A TYPICAL VCO FREQUENCY vs VCO_{IN} (R1 = 150k Ω , C1 = 0.1 μ F)




FIGURE 19. HC4046A TYPICAL VCO FREQUENCY vs VCO IN (R1 = 5.6k Ω , C1 = 0.1 μ F)




FIGURE 20. HC4046A TYPICAL VCO FREQUENCY vs VCO_{IN} (R1 = 150k Ω , C1 = 50pF)




FIGURE 21. HC4046A TYPICAL VCO FREQUENCY vs VCO $_{\mbox{IN}}$ (R1 = 5.6k Ω , C1 = 50pF)




FIGURE 22. HC4046A TYPICAL CHANGE IN VCO FREQUENCY VS AMBIENT TEMPERATURE AS A FUNCTION OF

R1 ($V_{CC} = 3V$)

Typical Performance Curves (Continued)




FIGURE 23. HC4046A TYPICAL CHANGE IN VCO FREQUENCY VS AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V_{CC} = 4.5V)




FIGURE 25. HCT4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1




FIGURE 24. HC4046A TYPICAL CHANGE IN VCO FREQUENCY VS AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V_{CC} = 6V)




FIGURE 26. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V_{CC} = 4.5V)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

Typical Performance Curves (Continued)




FIGURE 27. HC4046A OFFSET FREQUENCY vs R2, C1 ($V_{CC} = 4.5V$)




FIGURE 29. HCT4046A OFFSET FREQUENCY vs R2, C1 (V_{CC} = 4.5V)




FIGURE 31. HC4046A f_{MIN}/f_{MAX} vs R2/R1 ($V_{CC} = 3V, 4.5V, 6V$)




FIGURE 28. HC4046A OFFSET FREQUENCY vs R2, C1 $(V_{CC} = 3V)$




FIGURE 30. HC4046A AND HCT4046A OFFSET FREQUENCY vs R2, C1 (V_{CC} = 6V, V_{CC} = 5.5V)




FIGURE 32. HCT4046A f_{MAX}/f_{MIN} vs R2/R1 ($V_{CC} = 4.5V$ TO 5.5V)

Typical Performance Curves (Continued)




FIGURE 33. DEFINITION OF VCO FREQUENCY LINEARITY




FIGURE 35. HC4046A VCO LINEARITY vs R1 (V_{CC} = 3V)




FIGURE 37. HCT4046A VCO LINEARITY vs R1 (V_{CC} = 4.5V, V_{CC} = 5.5V)




FIGURE 34. HC4046A VCO LINEARITY vs R1 (V_{CC} = 4.5V)




FIGURE 36. HC4046A VCO LINEARITY vs R1 (V_{CC} = 6V)




FIGURE 38. HC4046A DEMODULATOR POWER DISSIPATION vs RS (TYP) ($V_{CC} = 3V, 4.5V, 6V$)

Typical Performance Curves (Continued) $P_D (\mu W)$ 10⁴ $VCO_{IN} = 0.5 V_{CC}$ R1 = R2 = OPEN DEMODULATOR POWER DISSIPATION, 10³ $V_{CC} = 6V$ 10² $V_{CC} = 3V$ $V_{CC} = 4.5V$ 10 1K 10K 100K RS (OHMS) FIGURE 39. HCT4046A DEMODULATOR POWER DISSIPATION vs RS (TYP) $(V_{CC} = 3V, 4.5V, 6V)$





FIGURE 40. HC4046A VCO POWER DISSIPATION vs R1 $(C1 = 50pF, 1\mu F)$






FIGURE 41. HCT4046A VCO POWER DISSIPATION vs R2 $(C1 = 50pF, 1\mu F)$

FIGURE 42. HCT4046A VCO POWER DISSIPATION vs R1 $(C1 = 50pF, 1\mu F)$




FIGURE 43. HC4046A VCO POWER DISSIPATION vs R2 (C1 = 50pF, 1μ F)

HC/HCT4046A CPD

CHIP SECTION	НС	нст	UNIT
Comparator 1	48	50	pF
Comparators 2 and 3	39	48	pF
VCO	61	53	pF

Application Information

This information is a guide for the approximation of values of external components to be used with the 'HC4046A and 'HCT4046A in a phase-lock-loop system.

References should be made to Figures 11 through 15 and Figures 27 through 32 as indicated in the table.

Values of the selected components should be within the following ranges:

R1 Between $3k\Omega$ and $300k\Omega$ R2 Between $3k\Omega$ and $300k\Omega$ R1 + R2 Parallel Value > $2.7k\Omega$ C1 Greater Than 40pF

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS $ \begin{tabular}{ll} VCO \ Frequency \ Characteristic \\ With R2 = ∞ and R1 within the range $3k$Ω < R1 < $300k$Ω, the characteristics of the VCO operation will be as shown in Figures 11 - 15. (Due to R1, C1 time constant a small offset remains when R2 = ∞.) \begin{tabular}{ll} f_{MAX} & $-$-$-$-$-$-$-$-$-$-$-$-$-$-$-$-$-$-$$			
VCO Frequency Without Extra Offset	PC1, PC2 or PC3				
勝 特 力 材 料 胜特力电子(上海) 胜特力电子(深圳) Http://www	86-21-5415173	6 MANATOLES CONTAIN MAN TOOK CONTA			
	PC1	FIGURE 44. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITHOUT OFFSET: fo = CENTER FREQUENCY: 2fL = FREQUENCY LOCK RANGE Selection of R1 and C1 Given fo, determine the values of R1 and C1 using Figures 11 - 15			
	PC2 or PC3	Given f_{MAX} calculate f_0 as $f_{MAX}/2$ and determine the values of R1 and C1 using Figures 11 - 15. To obtain $2f_L$: $2f_L \approx 1.2 \ (V_{CC} - 1.8V)/(R1C1)$ where valid range of VCO_{IN} is $1.1V < VCO_{IN} < V_{CC} - 0.9V$			
VCO Frequency with Extra Offset	PC1, PC2 or PC3	VCO Frequency Characteristic With R1 and R2 within the ranges $3k\Omega < R1 < 300k\Omega$, $3k\Omega$, $< R2 < 300k\Omega$, the characteristics of the VCO operation will be as shown in Figures 27 - 32. $f_{MAX} f_{VCO} f_{O} f$			
	PC1, PC2 or PC3	Selection of R1, R2 and C1 Given f_0 and f_L , offset frequency, f_{MIN} , may be calculated from $f_{MIN} \approx f_0$ - 1.6 f_L . Obtain the values of C1 and R2 by using Figures 27 - 30. Calculate the values of R1 from Figures 31 - 32.			

COMP	TANN TO	COMPANIAN WY COMPANIAN			
SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS			
PLL Conditions with	PC1	VCO adjusts to f_0 with $\phi_{DEMOUT} = 90^{\circ}$ and $V_{VCOIN} = 1/2 V_{CC}$ (see Figure 2)			
No Signal at the SIG _{IN} Input	PC2	VCO adjusts to f_{MIN} with $\phi_{DEMOUT} = -360^{\circ}$ and $V_{VCOIN} = 0V$ (see Figure 4)			
Ololly input	PC3	VCO adjusts to f_{MAX} with $\phi_{DEMOUT} = 360^{\circ}$ and $V_{VCOIN} = V_{CC}$ (see Figure 6)			
PLL Frequency Capture Range	PC1, PC2 or PC3	Loop Filter Component Selection R3 IF(j ω) (A) $\tau = R3 \times C2$ (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM A small capture range (2f $_{\rm C}$) is obtained if $\tau > 2f_{\rm C} \approx 1/\pi$ ($2\pi f_{\rm L}/\tau$.) ^{1/2} FIGURE 46. SIMPLE LOOP FILTER FOR PLL WITHOUT OFFSET R3 INPUT (A) $\tau = R3 \times C2$; (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM (A) $\tau = R3 \times C2$; (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM (A) $\tau = R3 \times C2$; (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM FIGURE 47. SIMPLE LOOP FILTER FOR PLL WITH OFFSET			
PLL Locks on	PC1 or PC3	Yes			
Harmonics at Center Frequency	PC2	NO WWW. 100Y. COMMENT WWW. 100Y.C			
Noise Rejection at	PC1	High WWW CON WWW WWW AND WWW			
Signal Input	PC2 or PC3	Low COM			
AC Ripple Content	PC1	$f_r = 2f_i$, large ripple content at $\phi_{DEMOUT} = 90^{\circ}$			
when PLL is Locked	PC2	$f_r = f_i$, small ripple content at $\phi_{DEMOUT} = 0^{O}$			
	PC3	$f_r = fSIG_{IN}$, large ripple content at $\phi_{DEMOUT} = 180^{\circ}$			

100X.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y.COM.

WWW.1 ov.COM


N.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

J (R-GDIP-T**)

CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.


Http://www. 100y. com. tw

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

D (R-PDSO-G**)

8 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

WWW.100Y.COM.TW C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15). WWW.100Y.COM.TW


D. Falls within JEDEC MS-012

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



Http://www. 100y. com. tw


MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

14 PINS SHOWN

WW.100Y.COM.TW

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

This drawing is subject to change without notice.

WWW.100Y.COM.TW C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153 WWW.100Y.COM.TW WWW.100Y.C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

IMPORTANT NOTICE

WWW.100Y.COM.T WWW.100Y.COM Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

> TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

> TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

> TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

> Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

> Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

> Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: **Texas Instruments**

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated