



SCCS018 - May 1994 - Revised February 2000

Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.

勝特力材料 886-3-5753170  
胜特力电子(上海) 86-21-54151736  
胜特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)

CY54/74FCT245T

8-Bit Transceiver

## Features

- Function, pinout, and drive compatible with FCT, and F logic
- FCT-D speed at 3.8 ns max. (Com'l),  
FCT-C speed at 4.1 ns max. (Com'l),  
FCT-A speed at 4.6 ns max. (Com'l)
- Reduced  $V_{OH}$  (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- ESD > 2000V
- Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- Extended commercial range of -40°C to +85°C
- Sink current 64 mA (Com'l), 48 mA (Mil)  
Source current 32 mA (Com'l), 12 mA (Mil)


## Functional Description

The FCT245T contains eight non-inverting bidirectional buffers with three-state outputs and is intended for bus oriented applications. For the FCT245T, current sinking capability is 64 mA at the A and B ports.



The Transmit/Receiver (T/R) input determines the direction of data flow through bidirectional transceiver. Transmit (Active HIGH) enables data from A ports to B ports. The output enable ( $\overline{OE}$ ), when HIGH, disables both the A and B ports by putting them in a High Z condition.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.

## Logic Block Diagram



## Pin Configurations



## Function Table<sup>[1]</sup>

OE	T/R	Operation
L	L	B Data to Bus A
L	H	A Data to Bus B
H	X	High Z State

### Note:

1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care.



勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-54151736  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

CY54/74FCT245T

### Maximum Ratings<sup>[2,3]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -65°C to +135°C

Supply Voltage to Ground Potential ..... -0.5V to +7.0V

DC Input Voltage ..... -0.5V to +7.0V

DC Output Voltage ..... -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) ..... 120 mA

Power Dissipation ..... 0.5W

Static Discharge Voltage ..... >2001V  
 (per MIL-STD-883, Method 3015)

### Operating Range

Range	Range	Ambient Temperature	$V_{CC}$
Commercial	DT	0°C to +70°C	5V ± 5%
Commercial	T, AT, CT	-40°C to +85°C	5V ± 5%
Military <sup>[4]</sup>	All	-55°C to +125°C	5V ± 10%

### Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		Min.	Typ. <sup>[5]</sup>	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC}=\text{Min.}$ , $I_{OH}=-32\text{ mA}$	Com'l	2.0			V
		$V_{CC}=\text{Min.}$ , $I_{OH}=-15\text{ mA}$	Com'l	2.4	3.3		V
		$V_{CC}=\text{Min.}$ , $I_{OH}=-12\text{ mA}$	Mil	2.4	3.3		V
$V_{OL}$	Output LOW Voltage	$V_{CC}=\text{Min.}$ , $I_{OL}=64\text{ mA}$	Com'l		0.3	0.55	V
		$V_{CC}=\text{Min.}$ , $I_{OL}=48\text{ mA}$	Mil		0.3	0.55	V
$V_{IH}$	Input HIGH Voltage			2.0			V
$V_{IL}$	Input LOW Voltage					0.8	V
$V_H$	Hysteresis <sup>[6]</sup>	All inputs			0.2		V
$V_{IK}$	Input Clamp Diode Voltage	$V_{CC}=\text{Min.}$ , $I_{IN}=-18\text{ mA}$			-0.7	-1.2	V
$I_I$	Input HIGH Current	$V_{CC}=\text{Max.}$ , $V_{IN}=V_{CC}$				5	$\mu\text{A}$
$I_{IH}$	Input HIGH Current	$V_{CC}=\text{Max.}$ , $V_{IN}=2.7\text{ V}$				±1	$\mu\text{A}$
$I_{IL}$	Input LOW Current	$V_{CC}=\text{Max.}$ , $V_{IN}=0.5\text{ V}$				±1	$\mu\text{A}$
$I_{OS}$	Output Short Circuit Current <sup>[7]</sup>	$V_{CC}=\text{Max.}$ , $V_{OUT}=0.0\text{ V}$		-60	-120	-225	mA
$I_{OFF}$	Power-Off Disable	$V_{CC}=0\text{ V}$ , $V_{OUT}=4.5\text{ V}$				±1	$\mu\text{A}$

### Capacitance<sup>[6]</sup>

Parameter	Description	Typ. <sup>[5]</sup>	Max.	Unit
$C_{IN}$	Input Capacitance	5	10	pF
$C_{OUT}$	Output Capacitance	9	12	pF

#### Notes:

2. Unless otherwise noted, these limits are over the operating free-air temperature range.
3. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.
4.  $T_A$  is the "instant on" case temperature.
5. Typical values are at  $V_{CC}=5.0\text{ V}$ ,  $T_A=+25^\circ\text{C}$  ambient.
6. This parameter is specified but not tested.
7. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

## Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. <sup>[5]</sup>	Max.	Unit
$I_{CC}$	Quiescent Power Supply Current	$V_{CC}=\text{Max.}, V_{IN}\leq 0.2V, V_{IN}\geq V_{CC}-0.2V$	0.1	0.2	mA
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC}=\text{Max.}, V_{IN}=3.4V^{[8]}$ $f_1=0$ , Outputs Open	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>[9]</sup>	$V_{CC}=\text{Max.}, \text{One Input Toggling, 50% Duty Cycle, Outputs Open, } T/R \text{ or } \overline{OE}=\text{GND and } V_{IN}\leq 0.2V \text{ or } V_{IN}\geq V_{CC}-0.2V$	0.06	0.12	mA/MHz
$I_C$	Total Power Supply Current <sup>[10]</sup>	$V_{CC}=\text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, One Bit Toggling at } f_1=10 \text{ MHz, } T/R \text{ or } \overline{OE}=\text{GND and } V_{IN}\leq 0.2V \text{ or } V_{IN}\geq V_{CC}-0.2V$	0.7	1.4	mA
		$V_{CC}=\text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, One Bit Toggling at } f_1=10 \text{ MHz, } T/R \text{ or } \overline{OE}=\text{GND and } V_{IN}=3.4V \text{ or } V_{IN}=\text{GND}$	1.2	3.4	mA
		$V_{CC}=\text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, Eight Bits Toggling at } f_1=2.5 \text{ MHz, } T/R \text{ or } \overline{OE}=\text{GND and } V_{IN}\leq 0.2V \text{ or } V_{IN}\geq V_{CC}-0.2V$	1.3	2.6 <sup>[11]</sup>	mA
		$V_{CC}=\text{Max.}, 50\% \text{ Duty Cycle, Outputs Open, Eight Bits Toggling at } f_1=2.5 \text{ MHz, } T/R \text{ or } \overline{OE}=\text{GND and } V_{IN}=3.4V \text{ or } V_{IN}=\text{GND}$	3.3	10.6 <sup>[11]</sup>	mA

**Notes:**

8. Per TTL driven input ( $V_{IN}=3.4V$ ); all other inputs at  $V_{CC}$  or GND.
9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
10.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$   
 $I_{CC} = \text{Quiescent Current with CMOS input levels}$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL HIGH input } (V_{IN}=3.4V)$   
 $D_H = \text{Duty Cycle for TTL inputs HIGH}$   
 $N_T = \text{Number of TTL inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current caused by an input transition pair (HLH or LHL)}$   
 $f_0 = \text{Clock frequency for registered devices, otherwise zero}$   
 $f_1 = \text{Input signal frequency}$   
 $N_1 = \text{Number of inputs changing at } f_1$
- All currents are in millamps and all frequencies are in megahertz.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are specified but not tested.

### Switching Characteristics Over the Operating Range

Parameter	Description	FCT245T				FCT245AT				Unit	Fig. No. <sup>[13]</sup>		
		Military		Commercial		Military		Commercial					
		Min. <sup>[12]</sup>	Max.										
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B or B to A	1.5	7.5	1.5	7.0	1.5	4.9	1.5	4.6	ns	1, 3		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE or T/R to A or B	1.5	10.0	1.5	9.5	1.5	6.5	1.5	6.2	ns	1, 7, 8		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE or T/R to A or B	1.5	10.0	1.5	7.5	1.5	6.0	1.5	5.0	ns	1, 7, 8		

### Switching Characteristics Over the Operating Range (continued)

Parameter	Description	FCT245CT				FCT245DT		Unit	Fig. No. <sup>[13]</sup>		
		Military		Commercial		Commercial					
		Min. <sup>[12]</sup>	Max.	Min. <sup>[12]</sup>	Max.	Min. <sup>[12]</sup>	Max.				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B or B to A	1.5	4.5	1.5	4.1	1.5	3.8	ns	1, 3		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE or T/R to A or B	1.5	6.2	1.5	5.8	1.5	5.0	ns	1, 7, 8		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE or T/R to A or B	1.5	5.2	1.5	4.8	1.5	4.3	ns	1, 7, 8		

### Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.8	CY74FCT245DTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT245DTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
4.1	CY74FCT245CTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT245CTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
4.5	CY54FCT245CTDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT245CTLMB	L61	20-Square Leadless Chip Carrier	
4.6	CY74FCT245ATPC	P5	20-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT245ATQCT	Q5	20-Lead (150-Mil) QSOP	
	CY74FCT245ATSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
4.9	CY54FCT245ATDMB	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT245ATLMB	L61	20-Square Leadless Chip Carrier	
7.0	CY74FCT245TQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT245TSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
7.5	CY54FCT245TDMD	D6	20-Lead (300-Mil) CerDIP	Military
	CY54FCT245TLMB	L61	20-Square Leadless Chip Carrier	

**Notes:**


12. Minimum limits are specified but not tested on Propagation Delays.
13. See "Parameter Measurement Information" in the General Information section.

### Package Diagrams


**20-Lead (300-Mil) CerDIP D6**  
 MIL-STD-1835 D-8 Config.A



**20-Pin Square Leadless Chip Carrier L61**  
 MIL-STD-1835 C-2A





**20-Lead (300-Mil) Molded DIP P5**




**Package Diagrams (continued)**

**20-Lead Quarter Size Outline Q5**



DIMENSIONS IN INCHES    MIN.    MAX.  
 LEAD COPLANARITY 0.004 MAX.

**20-Lead (300-Mil) Molded SOIC S5**



DIMENSIONS IN INCHES    MIN.    MAX.  
 LEAD COPLANARITY 0.004 MAX.

