勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CY7C245A

2K x 8 Reprogrammable Registered PROM

Features


- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
 - 15-ns address set-up
 - 10-ns clock to output
- Low power
 - 330 mW (commercial) for -25 ns
 - 660 mW (military)
- Programmable synchronous or asynchronous output enable
- · On-chip edge-triggered registers
- · Programmable asynchronous register (INIT)
- EPROM technology, 100% programmable
- · Slim, 300-mil, 24-pin plastic or hermetic DIP
- 5V ±10% V_{CC}, commercial and military
- TTL-compatible I/O
- · Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2001V static discharge

Functional Description

The CY7C245A is a high-performance, 2K x 8, electrically programmable, read-only memory packaged in a slim 300-mil plastic or hermetic DIP. The ceramic package may be equipped with an erasure window; when exposed to UV light the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C245A replaces bipolar devices and offers the advantages of lower power, reprogrammability, superior performance and high programming yield. The EPROM cell requires only 12.5V for the supervoltage, and low current requirements allow gang programming. The EPROM cells allow each memory location to be tested 100%, because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.

The CY7C245A has an asynchronous initialize function (INIT). This function acts as a 2049th 8-bit word loaded into the on-chip register. It is user programmable with any desired word, or may be used as a PRESET or CLEAR function on the outputs. INIT is triggered by a low level, not an edge.



Selection Guide

	MW.	7C245A-15	7C245A-18	7C245A-25	7C245A-35	Unit
Minimum Address Set-up Time	7	15	18	25	35	ns
Maximum Clock to Output	10	12	12	15	ns	
Maximum Operating Current Standard	Commercial	120	120	90	90	mA
	Military		120	120	120	mA







Operating Modes

The CY7C245A is a CMOS electrically programmable read only memory organized as 2048 words x 8 bits and is a pin-for-pin replacement for bipolar TTL fusible link PROMs. The CY7C245A incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with a programmable synchronous ($\overline{\rm E}_{\rm S}$) or asynchronous ($\overline{\rm E}$) output enable and asynchronous initialization ($\overline{\rm INIT}$).

Upon power-up the state of the outputs will_depend on the programmed state of the enable function $(\overline{E}_S \text{ or } \overline{E}).$ If the synchronous enable (\overline{E}_S) has been programmed, the register will be in the set condition causing the outputs (O0–O7) to be in the QFF or high-impedance state. If the asynchronous enable (\overline{E}) is being used, the outputs will come up in the OFF or high-impedance state only if the enable (\overline{E}) input is at a HIGH logic level. Data is read by applying the memory location to the address inputs (A0–A10) and a logic LOW to the enable input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O0–O7).

If the asynchronous enable (\overline{E}) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

If the synchronous enable (\overline{E}_S) is being used, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state. Following a positive clock edge, the address and synchronous enable inputs are free to change since no change in the output will occur until the next low-to-high transition of the clock. This unique feature allows the CY7C245A decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

System timing is simplified in that the on-chip edge triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C245A has an asynchronous initialize input (INIT). The initialize function is useful during power-up and time-out sequences and can facilitate implementation of other sophisticated functions such as a built-in "jump start" address. When activated, the initialize control input causes the contents of a user-programmed 2049th 8-bit word to be loaded into the

on-chip register. Each bit is programmable and the initialize function can be used to load any desired combination of 1s and 0s into the register. In the unprogrammed state, activating INIT will generate a register CLEAR (all outputs LOW). If all the bits of the initialize word are programmed, activating INIT performs a register PRESET (all outputs HIGH).

Applying a LOW to the $\overline{\text{INIT}}$ input causes an immediate load of the programmed initialize word into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable ($\overline{\text{E}}$) LOW.

Erasure Characteristics

Wavelengths of light less than 4000 Angstroms begin to erase the 7C245A. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose for erasure is ultraviolet light with a wavelength of 2537 Angstroms for a minimum dose (UV intensity multiplied by exposure time) of 25 Wsec/cm2. For an ultraviolet lamp with a 12 mW/cm2 power rating the exposure time would be approximately 35 minutes. The 7C245A needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm2 is the recommended maximum dosage.

Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Bit Map Data

Programme	er Address	RAM Data					
Decimal	Hex	Contents					
0 1.100	0.0	Data					
W V 100	Y. COM.TW	W 10					
WWW	OY.CO.						
W.W.1	COM	·					
2047	7FF	Data					
2048	800	Init Byte					
2049	801	Control Byte					

Control Byte


- 00 Asynchronous output enable (default state)
- 01 Synchronous output enable



100X'COJ	Daylor Outrut Blackle	Pin Function ^[1]								
	Read or Output Disable	A ₁₀ -A ₄	A ₃	A ₂ -A ₁	A ₀	CP	E, E _S	INIT	O ₇ -O ₀	
Mode	Other	A ₁₀ -A ₄	A ₃	A ₂ -A ₁	A ₀	PGM	VFY	V _{PP}	D ₇ –D ₀	
Read	OM.TW WW	A ₁₀ -A ₄	A ₃	A ₂ -A ₁	A_0	V _{IL} /V _{IH}	$V_{\rm IL}$	V _{IH}	O ₇ -O ₀	
Output Disa	A ₁₀ -A ₄	A_3	A ₂ -A ₁	A_0	X	V _{IH}	V _{IH}	High Z		
Initialize		A ₁₀ -A ₄	A ₃	A ₂ A ₁	A_0	X	$V_{\rm IL}$	V_{IL}	Init. Byte	
Program	Program Program Verify		A_3	A ₂ -A ₁	A ₀	V _{ILP}	V_{IHP}	V_{PP}	√ D ₇ -D ₀	
Program Ve			A ₃	A ₂ -A ₁	A ₀	V _{IHP}	V_{ILP}	V_{PP}	07-00	
Program Inh	nibit	A ₁₀ -A ₄	A ₃	A ₂ -A ₁	A ₀	V _{IHP}	V _{IHP}	V_{PP}	High Z	
Intelligent P	rogram	A ₁₀ -A ₄	A ₃	A ₂ -A ₁	A_0	V _{ILP}	V _{IHP}	V _{PP}	D ₇ -D ₀	
Program Sy	nchronous Enable	A ₁₀ -A ₄	V_{IHP}	A ₂ -A ₁	V_{PP}	V _{ILP}	V_{IHP}	V _{PP}	High Z	
Program Ini	tialization Byte	A ₁₀ -A ₄	V_{ILP}	A ₂ -A ₁	V_{PP}	V _{ILP}	V _{IHP}	V_{PP}	D ₇ -D ₀	
Blank Checl	k Zeros	A ₁₀ -A ₄	A ₃	A ₂ -A ₁	A ₀	V _{IHP}	V_{ILP}	V_{PP}	Zeros	

DIP Top View

LCC/PLCC (Opaque Only) Top View






Figure 1. Programming Pinouts

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V_{OL}	1, 2, 3
V_{IH}	1, 2, 3
V_{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3

SMD Cross Reference

SMD Cross Reference									
SMD Number	Suffix	Cypress Number							
5962-88735	033X	CY7C245A-25LMB							
5962-88735	04LX	CY7C245A-25DMB							

Note:

Switching Characteristics

arameter	Subgroups
t _{SA}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{co}	7, 8, 9, 10, 11

^{1.} X = "don't care" but not to exceed $V_{CC} + 5$ %.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CY7C245A

Maximum Ratings^[2]

DC Program Voltage (Pins 7, 18, 20)	13.0V
UV Erasure	7258 Wsec/cm ²
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current Operating Range	> 200 mA

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ±10%
Military ^[3]	−55°C to +125°C	5V ±10%
Industrial	-40°C to +85°C	5V ±10%

Electrical Characteristics Over the Operating Range^[4,5]

WWW.	100X COM TW	MM.100A	7C24	5A-15	7C245A-18		7C245A-25 7C245A-35 7C245A-45		N	
Parameter	Description	Test Co	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$				2.4	N.10	2.4	OM:	V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	WT.N	0.4	W	0.4	1001	0.4	V	
V _{IH}	Input HIGH Level	Guaranteed Inp HIGH Voltage f	2.0	V _{CC}	2.0	V _{CC}	2.0	V _{CC}	V	
V _{IL}	Input LOW Level	Guaranteed Inp LOW Voltage for	OWIL	0.8		0.8	N.10	0.8	V -	
I _{IX}	Input Leakage Current	$GND \leq V_{IN} \leq V_{C}$	-10	+10	-10	+10	-10	+10	μΑ	
V_{CD}	Input Clamp Diode Voltage	N.	M.100	Note 5						CO
I _{OZ}	Output Leakage Current	GND \leq $V_Q \leq$ V_C Disabled ^[6]	_C Output	-10	+10	-10	+10	-10	+10	μА
I _{OS}	Output Short Circuit Current	$V_{CC} = Max., V_{C}$	$_{OUT} = 0.0V^{[7]}$	-20	-90	-20	-90	-20	-90	mA
I _{CC}	Power Supply Current	V _{CC} = Max.,	Com'l	0 2.	120	- T	120	1	90	mA
	WWW.100X.CO.	$I_{OUT} = 0 \text{ mA}$	Mil	001.	Mo	UN	120	M.	120	00%
V _{PP}	Programming Supply Voltage	WT	MMM	12	13	12	13	12	13	V
I _{PP}	Programming Supply Current	Mr.	WW		50		50		50	mA
V _{IHP}	Input HIGH Programming Voltage	$o_{M,I,I}$	TIM Y	3.0	700	3.0	- SI	3.0		V
V_{ILP}	Input LOW Programming Voltage	W.TW	44.4	V.100	0.4	$M_{i,I}$	0.4		0.4	V

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	V _{CC} = 5.0V	10	pF

Notes:


- 2. The voltage on any input or I/O pin cannot exceed the power pin during power-up.
- 3. T_A is the "instant on" case temperature.
- See page 3 of this data sheet for Group A subgroup testing information.
- 5. See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing.
- 6. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- 7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

CY7C245A

AC Test Loads and Waveforms[4, 5]



Switching Characteristics Over Operating Range^[4, 5]

Parameter	Description	7C24	5A-15	7C245A-18		7C245A-35		7C245A-25		7C245A-35		N	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
t _{SA}	Address Set-Up to Clock HIGH	15	TIN.	18		25	7	35	WW.Y	45	OM.	ns	
t _{HA}	Address Hold from Clock HIGH	0	1	0		0		0	TXV.	0	Mos	ns	
t _{co}	Clock HIGH to Valid Output	1	10	- 100	12	717	12	V	15	1007	25	ns	
t _{PWC}	Clock Pulse Width	10	WW	12	N.C	15	W	20	MIN	20	Y.CO	ns	
t _{SES}	E _S Set-Up to Clock HIGH	10		10	- <1 (12	- XX	15	- TW	15	V.C	ns	
t _{HES}	E _S Hold from Clock HIGH		AA.	5	00 r.	5	11.	5	77	5	-10	ns	
t _{DI}	Delay from INIT to Valid Output		15		20		20		20	-wi 1	35	ns	
t _{RI}	INIT Recovery to Clock HIGH	10	1	12		15	177	20	W	20	1007	ns	
t _{PWI}	INIT Pulse Width	10		12	1.10	15	Mr.	20	1	25	. 001	ns	
t _{cos}	Valid Output from Clock HIGH ^[8]	77	15	77.	15	-10	15	-31	20		30	ns	
t _{HZC}	Inactive Output from Clock HIGH ^[8]	LA	15	11/	15	001.	15	TW	20	WW	30	ns	
t _{DOE}	Valid Output from E LOW[9]	1.1	12		15	100	15		20	111	30	ns	
t _{HZE}	Inactive Output from E HIGH ^[9]	$V_{i,L,i}$	15		15	1.100	15	17.7	20	**	30	ns	
Notes: 8. Applies on	ly when the synchronous $(\overline{E}_{\mathbf{S}})$ function is used by when the asynchronous (E) function is used		TW	1	MM	W.100	00X.C	OM.T	TW	1	NWN	100 N.10	

Notes:

^{8.} Applies only when the synchronous $(\overline{E}_{\underline{S}})$ function is used.

^{9.} Applies only when the asynchronous (E) function is used.




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

CY7C245A

Switching Waveforms^[5]










Typical DC and AC Characteristics



Ordering Information

Spee	Speed (ns)		Ordering	Package	*	Operating	
t _{SA}	t _{CO}	(mA)	Code	Type	Package Type	Range	
15	10	120	CY7C245A-15JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial	
15	10	120	CY7C245A-15JI	J64	28-Lead Plastic Leaded Chip Carrier	Industrial	
18	12	120	CY7C245A-18JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial	
			CY7C245A-18PC	P13	24-Lead (300-Mil) Molded DIP		
			CY7C245A-18WC	W14	24-Lead (300-Mil) Windowed CerDIP		

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

CY7C245A

Speed (ns)		Icc	Ordering	Package	COM.	Operating	
t _{SA}	t _{co}	I _{CC} (mA)	Code	Type	Package Type	Range	
18	12	120	CY7C245A-18DMB	D14	24-Lead (300-Mil) CerDIP	Military	
	Mon		CY7C245A-18QMB	Q64	28-Pin Windowed Leadless Chip Carrier	N	
		TW	CY7C245A-18WMB	W14	24-Lead (300-Mil) Windowed CerDIP	-	
25	15	60	CY7C245A-25PC	P13	24-Lead (300-Mil) Molded DIP	Commercial	
	-1 CO	1/1.	CY7C245A-25WC	W14	24-Lead (300-Mil) Windowed CerDIP	TW	
	101.	90	CY7C245A-25JC	J64	28-Lead Plastic Leaded Chip Carrier	-31	
	ONY.C	TAT	CY7C245A-25SC	S13	24-Lead Molded SOIC		
35	20	60	CY7C245A-35WC	W14	24-Lead (300-Mil) Windowed CerDIP	Commercial	
	700	90	CY7C245A-35JC	J64	28-Lead Plastic Leaded Chip Carrier	N. T. W.	
	1001	120	CY7C245A-35DMB	D14	24-Lead (300-Mil) CerDIP	Military	
	1.5	COn.	CY7C245A-35QMB	Q64	28-Pin Windowed Leadless Chip Carrier	WILLE	

WWW.100Y.COM.TW **Package Diagrams** WWW.100Y.COM.TW

24-Lead (300-Mil) CerDIP D14 MIL-STD-1835 D-9 Config.A WWW.100Y.COM WWW.I

> WWW.1007.COM.5 WWW.100Y.COM 51-80031-**


Http://www. 100y. com. tw







Package Diagrams (continued)

28-Lead Plastic Leaded Chip Carrier J64





DIMENSIONS IN INCHES MIN.




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www. 100y. com. tw CY7C245A

Package Diagrams (continued)

28-Pin Windowed Leadless Chip Carrier Q64



24-Lead (300-Mil) SOIC S13










CY7C245A



Package Diagrams (continued)

24-Lead (300-Mil) Windowed CerDIP W14



All product and company names mentioned in this document may be the trademarks of their respective holders.



材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CY7C245A

Document History Page

Document Title: CY7C245A 2K x 8 Reprogrammable Registered PROM Document Number: 38-04007

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	113863	3/6/02	DSG	Changed from Spec number: 38-00074 to 38-04007	
*A	118894	10/09/02	GBI	Updated ordering information	
*B	122248	12/27/02	RBI	Added power-up requirements to Operating Conditions information	
*C	130688	10/30/03	LSY	Added CY7C245A-15JI part number	
*D	*D 130942 11/10/03 KKV Minor change: soft copy became corrupted after signor Pubs. Replaced with correct copy.		Minor change: soft copy became corrupted after signoff and before Tech Pubs. Replaced with correct copy.		