

Data sheet acquired from Harris Semiconductor SCHS040

### CMOS


## Quad Clocked "D" Latch

High-Voltage Types (20-Volt Rating)

■ CD4042B types contain four latch circuits, each strobed by a common clock. Complementary buffered outputs are available from each circuit. The impedance of the n- and p-channel output devices is balanced and all outputs are electrically identical.

Information present at the data input is transferred to outputs Q and Q during the CLOCK level which is programmed by the POLARITY input. For POLARITY = 0 the transfer occurs during the 0 CLOCK level and for POLARITY = 1 the transfer occurs during the 1 CLOCK level. The outputs follow the data input providing the CLOCK and POLARITY levels defined above are present. When a CLOCK transition occurs (positive for POLARITY = 0 and negative for POLARITY = 1) the information present at the input during the CLOCK transition is retained at the outputs until an opposite CLOCK transition occurs.

The CD4042B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes); 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).



CLOCK	POLARITY	Q
0	0	D
	0	LATCH
1	1	D
	1	LATCH

Fig. 1 - Logic block diagram and truth table.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# CD4042B Types

#### Features:

- Clock polarity control

  Q and Q outputs
- Common clock
- Low power TTL compatible
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (over full package temperature range):


1 V at VDD = 5 V


2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V

 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

### Applications:

- Buffer storage
- Holding register
- General digital logic





TERMINAL ASSIGNMENT

### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONE	OITION	OOY.	1 1 30 30 30 2 2 2 60 60 60 4 4 120 120 20 20 600 600 600 600 600 600 600 600	MPERA	MPERATURES (°C)					
TERISTIC	ν <sub>ο</sub> (ν)	VIN (V)	V <sub>DD</sub>	C	40	10E	±125	Min.	+25 Typ.	Max.	$CO_{N_j}$
	(0)	218	11111			De			A (1)	0	<del>. (0</del> )
Quiescent	- <	0,5	5 10					41	0.02	2	
Device		0,10	15					_	0.02	4	μА
Current IDD Max.		0.15	20					_	0.02	20	×7 C
Output Low		177	N -4-	100		11.1	N			od 10	0
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	11	11.	NO.
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	14 ·	no -
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1007
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	(1 <u>4</u> )	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		100
Current,	9.5	0,10	10	-1.6	-1.5	. €1.1	0.9	-1.3	-2.6	1.4	10.0
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	-	M.77
Output Voltage:	W.I.M	0,5	5	0.05					, 0	0.05	NW.1
Low-Level	V.P.	0,10	10	W.	0.0	)5	Mo	377	0	0.05	
VOL Max.	) - T	0,15	15	N W	0.0	)5		TV	0	0.05	v
Output Voltage:	OM	0,5	5		4.9	95 0 V	$^{\circ}CO_{D}$	4.95	- 5	_	ľ
High-Level,	$C(\overline{\Omega_{N_{k-1}}})$	0,10	10		9.9	95		9.95	10	_	1
VOH Min.	~5M	0,15	15		14.	95		14.95	15	- 1	1
Input Low	0.5,4.5	4	5	1.5				-	_	1.5	
Voltage,	1,9	17.	10		3	3		-	_	3	Ī
VIL Max.	1.5,13.5	-	15		4		**************************************	-	- 1	4	l v
Input High	0.5,4.5	_	5	1	3.	5		3.5	_		ľ
Voltage,	1,9	_	10		7			7			
VIH Min.	1.5,13.5	- "	15		1	1		11	-	_	
Input Current, I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ

# CD4042B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to Vpp +0.5V
DC INPUT CURRENT, ANY ONE INPUT	+10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	500mW
For TA = +100°C to +125°C Derate L	inearity at 12mW/OC to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	TW.
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types).	
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	-65°C to ±150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max	+265°C

RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub> = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	LIN	UNITS		
ALMAN TO C	(v)	Min.	Max.	M. L.	
Supply-Voltage Range (For TA=Full Package Temperature Range)	$CC_{M^{1,1}}$	N 3	18	V	
WW	5	200	_	177	
Clock Pulse Width, tw	10	100	-	ns	
100	15	60	-	14.	
WWW	5	50	_		
Setup Time, t <sub>S</sub>	10	30		ns	
	15	25	N		
	5	120	×1=		
Hold Time, tH	10	60	W-	ns	
WWW	15	50	asN		
Clock Rise or Fall Time: t <sub>r</sub> , t <sub>f</sub>	5,10 15	Not rise or fall time sensitive.		μS	




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 - Typical propagation delay time vs. load capacitance—data to Q.




Fig. 2 – Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics,




Fig. 4 — Typical output high (source) current characteristics,





Fig. 7 — Typical propagation delay time vs. load capacitance—data to  $\overline{\Omega}$ .

## CD4042B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C; Input tr, tf = 20 ns, CL = 50 pF,  $R_L = 200 \text{ } \text{K}\Omega$ 

CHARACTERISTIC	VDD	LIN	UNITS	
	(V)	Тур.	Max.	COM
Propagation Delay Time: tpHL, tpLH Data In to Q	5 10 15	110 55 40	220 110 80	ns
Data In to Q	5 10 15	150 75 50	300 150 100	ns
Clock to Q	5 10 15	225 100 80	450 200 160	ns
Clock to Q	5 10 15	250 115 90	500 230 180	ns
Transition Time: t <sub>THL</sub> , t <sub>TLH</sub>	5 10 15	100 50 40	200 100 80	ns
Minimum Clock Pulse Width, tw	5 10 15	100 50 30	200 100 60	ns
Minimum Hold Time, tH	5 10 15	60 30 25	120 60 50	ns
Minimum Setup Time, t <sub>S</sub>	5 10 15	0 0 0	50 30 25	ns
Clock Input Rise or Fall Time: t <sub>r</sub> , t <sub>f</sub>	5,10 15	Not rise or fall time sensitive.		μS
Input Capacitance, C <sub>IN</sub> Polarity Input	1001-C	5	7.5	ρF
All Other Inputs	1.100 -	7.5	15	pF



- Typical propagation delay time vs. load capacitance-clock to Q





Fig. 9 - Typical propagation delay time vs. load capacitance-clock to Q.







Fig. 13 - Quiescent device current test circuit,



- Typical transition time vs. load capacitance.





Fig. 14 - Input voltage test circuit.



- NOTES: 1. FOR POSITIVE CLOCK EDGE, INPUT DATA IS LATCHED WHEN POLARITY IS LOW.
- 2. FOR NEGATIVE CLOCK EDGE, INPUT DATA IS LATCHED WHEN POLARITY IS NIGH.

9205-27630 Fig. 12 - Dynamic test parameters.

# WWW.100Y.COM.TW CD4042B Types

VWW.100Y.COM.TW WWW.100X.COM.TW

WWW.100Y.COM.TW

 $\mathcal{L}^{(1)}(t_1\otimes \mathcal{D}_{t,\frac{1}{2}})<0$ 





Fig. 15 - Input current test circuit.

### Chip Dimensions and Pad Layout



WWW.100Y.COM. Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as in-WWW.100Y.COM.TW dicated. Grid graduations are in mils (10-3 inch).

WWW.100Y.COM.TW

WWW.100Y.COM.

WWW.100Y.COM.TW

3-115

WW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

### **IMPORTANT NOTICE**

WWW.100Y.COM.T WWW.100Y.COM Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

> TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

> CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

> In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

> TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Ti's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

WWW.100Y.COM.T WWW.100Y.COW.T Copyright © 1998, Texas Instruments Incorporated