

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

June 1999

DAC0800/DAC0802 8-Bit Digital-to-Analog Converters

General Description

The DAC0800 series are monolithic 8-bit high-speed current-output digital-to-analog converters (DAC) featuring typical settling times of 100 ns. When used as a multiplying DAC, monotonic performance over a 40 to 1 reference current range is possible. The DAC0800 series also features high compliance complementary current outputs to allow differential output voltages of 20 Vp-p with simple resistor loads as shown in *Figure 1*. The reference-to-full-scale current matching of better than ±1 LSB eliminates the need for full-scale trims in most applications while the nonlinearities of better than ±0.1% over temperature minimizes system error accumulations.

The noise immune inputs of the DAC0800 series will accept TTL levels with the logic threshold pin, V_{LC} , grounded. Changing the V_{LC} potential will allow direct interface to other logic families. The performance and characteristics of the device are essentially unchanged over the full $\pm 4.5 \text{V}$ to $\pm 18 \text{V}$ power supply range; power dissipation is only 33 mW with $\pm 5 \text{V}$ supplies and is independent of the logic input states

The DAC0800, DAC0802, DAC0800C and DAC0802C are a direct replacement for the DAC-08, DAC-08A, DAC-08C, and DAC-08H, respectively.

Features

■ Fast settling output current: 100 ns

■ Full scale error: ±1 LSB

Nonlinearity over temperature: ±0.1%
 Full scale current drift: ±10 ppm/°C

■ High output compliance: -10V to +18V

■ Complementary current outputs

Interface directly with TTL, CMOS, PMOS and others

2 quadrant wide range multiplying capability
 Wide power supply range: ±4.5V to ±18V
 Low power consumption: 33 mW at ±5V

■ Low cost

Typical Applications




FIGURE 1. ±20 V_{P-P} Output Digital-to-Analog Converter (Note 5)

Ordering Information

Non-Linearity	Temperature	Order Numbers										
	Range	J Package (J1	16A) (Note 1)	N Package (N	16E) (Note 1)	SO Package (M16A)						
±0.1% FS	$0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +70^{\circ}\text{C}$	DAC0802LCJ	DAC-08HQ	DAC0802LCN	DAC-08HP	DAC0802LCM						
±0.19% FS	-55°C ≤ T _A ≤ +125°C	DAC0800LJ	DAC-08Q									
±0.19% FS	$0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +70^{\circ}\text{C}$	DAC0800LCJ	DAC-08EQ	DAC0800LCN	DAC-08EP	DAC0800LCM						

Note 1: Devices may be ordered by using either order number.

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V⁺ – V⁻) ± 18 V or 36V Power Dissipation (Note 3) 500 mW Reference Input Differential Voltage (V14 to V15) V^- to V^+

(V14 to V15) Reference Input Common-Mode

Range (V14, V15)

Reference Input Current

Logic Inputs

V to V+

5 mA

V to V plus 36V

Analog Current Outputs

 $(V_S - = -15V)$ 4.25 mA ESD Susceptibility (Note 4) TBD V Storage Temperature -65°C to +150°C
Lead Temp. (Soldering, 10 seconds)

Dual-In-Line Package (plastic) 260°C

Dual-In-Line Package (ceramic) 300°C

Surface Mount Package

Vapor Phase (60 seconds) 215°C

220°C

Operating Conditions (Note 2)

Infrared (15 seconds)

	Min	Max	Units
Temperature (T _A)			
DAC0800L	-55	+125	°C
DAC0800LC	0.0	+70	°C
DAC0802LC	0	+70	°C

Electrical Characteristics

The following specifications apply for $V_S = \pm 15V$, $I_{REF} = 2$ mA and $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise specified. Output characteristics refer to both I_{OUT} and $\overline{I_{OUT}}$.

Symbol Parameter		Conditions	OM.T	DAC0802L	C		Units		
WWW		WWW.	Min	Тур	Max	Min	Тур	Max	1.44
TANK!	Resolution	TIWW.I	8	8	8	8	8	8	Bits
	Monotonicity	W . 100 1.	8	8	8	8	8	8	Bits
	Nonlinearity	MALTON	.00-	WI	±0.1	MM.	1100	±0.19	%FS
ts	Settling Time	To ±1/2 LSB, All Bits Switched "ON" or "OFF", T _A =25°C	V.CO	100	135	WW	W.100	N.CO	ns
		DAC0800L		TIL	N	1/1/	100	135	ns
		DAC0800LC	V.C	Diag	W	11	100	150	ns
tPLH,	Propagation Delay	T _A =25°C	00 -	OM.			WIN.	100	$-O_{MT}$.
tPHL	Each Bit	TW WW.	100X	35	60		35	60	ns
	All Bits Switched	T.		35	60		35	60	ns
TCI _{FS}	Full Scale Tempco	M.TH	1700,	±10	±50		±10	±50	ppm/°C
V _{OC}	Output Voltage Compliance	Full Scale Current Change <1/2 LSB, R _{OUT} >20 MΩ Typ	-10	V.CO	18	-10	WW	18	V.CC
I _{FS4}	Full Scale Current	V_{REF} =10.000V, R14=5.000 kΩ R15=5.000 kΩ, T_A =25°C	1.984	1.992	2.000	1.94	1.99	2.04	mA
I _{FSS}	Full Scale Symmetry	I _{FS4} -I _{FS2}	MAN	±0.5	±4.0	CVV	±1	±8.0	μA
I _{ZS}	Zero Scale Current	COM	- TIW	0.1	1.0	- 1	0.2	2.0	μΑ
I _{FSR}	Output Current Range	V ⁻ =-5V	0	2.0	2.1	0	2.0	2.1	mA
		V ⁻ =-8V to -18V	0	2.0	4.2	0	2.0	4.2	mA
V _{IL}	Logic Input Levels Logic "0"	V _{LC} =0V	WW	N.100	0.8	M.TV		0.8	V
V _{IH}	Logic "1"	CON	2.0	1	ov.C	2.0			V
I _{IL}	Logic Input Current Logic "0"	V _{LC} =0V -10V≤V _{IN} ≤+0.8V	N	-2.0	-10	O_{MT} .	-2.0	-10	μA
I_{IH}	Logic "1"	2V≤V _{IN} ≤+18V		0.002	10		0.002	10	μΑ
V _{IS}	Logic Input Swing	V ⁻ =-15V	-10		18	-10		18	V
V_{THR}	Logic Threshold Range	V _S =±15V	-10		13.5	-10		13.5	V
I ₁₅	Reference Bias Current	M. CO		-1.0	-3.0		-1.0	-3.0	μΑ
dl/dt	Reference Input Slew Rate	(Figure 11)	4.0	8.0		4.0	8.0		mA/µs
PSSI _{FS+}	Power Supply Sensitivity	4.5V≤V ⁺ ≤18V		0.0001	0.01		0.0001	0.01	%/%
PSSI _{FS} _		-4.5V≤V ⁻ ≤18V I _{REF} =1mA		0.0001	0.01		0.0001	0.01	%/%

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

Electrical Characteristics (Continued)

The following specifications apply for $V_S = \pm 15V$, $I_{REF} = 2$ mA and $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise specified. Output characteristics refer to both I_{OUT} and $\overline{I_{OUT}}$.

Symbol	Parameter	Conditions	D	AC0802L	CV VV	00Y.C	Units		
	L.C. TW	WW. 1007.00	Min	Тур	Max	Min	Тур	Max	
Wire	Power Supply Current	V _S =±5V, I _{REF} =1 mA	TW	4	MW	.007	ico.	TIN	
I+ 110	J. COM.I.	W.100 CON	1. 1	2.3	3.8	1.700	2.3	3.8	mA
I-	OY.CO	WW. 100X.Co	WILL	-4.3	-5.8	100	-4.3	-5.8	mA
	COMP	V _S =5V, -15V, I _{REF} =2 mA	W			44	N.C.		
I+	1001. ONITA	W.100 - CC	M	2.4	3.8	V. W. TO	2.4	3.8	mA
I –	100Y.CO.	MM 1007.C.	TIME	-6.4	-7.8		-6.4	-7.8	mA
	· Too COM	V _S =±15V, I _{REF} =2 mA	Oh.	W	11	MA	. on Y.		
I+	17001. CONT.	W .100 -	COM.	2.5	3.8	WW	2.5	3.8	mA
I-	TY TY	MM, 100X		-6.5	-7.8	N Y	-6.5	-7.8	mA
P _D	Power Dissipation	±5V, I _{REF} =1 mA	COR	33	48	WW	33	48	mW
	W.1001. COM.1.	5V,-15V, I _{REF} =2 mA	1.00	108	136	TXN	108	136	mW
W	N VI 100X.CO	±15V, I _{REF} =2 mA	M.C.	135	174	M.	135	174	mW


Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 3: The maximum junction temperature of the DAC0800 and DAC0802 is 125°C. For operating at elevated temperatures, devices in the Dual-In-Line J package must be derated based on a thermal resistance of 100°C/W, junction-to-ambient, 175°C/W for the molded Dual-In-Line N package and 100°C/W for the Small Outline M package.

Note 4: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 5: Pin-out numbers for the DAC080X represent the Dual-In-Line package. The Small Outline package pin-out differs from the Dual-In-Line package.


Connection Diagrams



See Ordering Information

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw




DS005686-2


Typical Performance Characteristics

Full Scale Current vs Reference Current


Block Diagram (Note 5)



LSB Propagation Delay vs IFS




Reference Input Frequency Response



Curve 1: C_C =15 pF, V_{IN} =2 Vp-p centered at 1V. Curve 2: C_C =15 pF, V_{IN} =50 mVp-p centered at 200 mV.


Curve 3: C_C =0 pF, V_{IN} =100 mVp-p centered at 0V and applied through 50 Ω connected to pin 14.2V applied to R14.

Reference Amp Common-Mode Range




Note. Positive common-mode range is always (V+) - 1.5V.

Logic Input Current vs Input Voltage



DS005686-26

${ m V}_{ m TH}-{ m V}_{ m LC}$ vs Temperature




Typical Performance Characteristics (Continued)

胜特力电子(深圳) 86-755-83298787


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736

Http://www. 100y. com. tw


Output Current vs Output Voltage (Output Voltage Compliance)



Output Voltage Compliance vs Temperature




Bit Transfer Characteristics




Note. B1–B8 have identical transfer characteristics. Bits are fully switched with less than $^{1}2$ LSB error, at less than ± 100 mV from actual threshold. These switching points are guaranteed to lie between 0.8 and 2V over the operating temperature range (V_{LC} = 0V).


Power Supply Current vs +V




Power Supply Current



Power Supply Current vs Temperature



Equivalent Circuit




DS005686-15

FIGURE 2.

Typical Applications

勝特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw



$$I_{FS} \approx \frac{+V_{REF}}{R_{RFF}} \times \frac{255}{256}$$

 $I_O + \overline{I}_O = I_{FS}$ for all logic states

For fixed reference, TTL operation, typical values are:

 $V_{REF} = 10.000V$

 $R_{REF} = 5.000k$ $R15 \approx R_{REF}$

 $C_C = 0.01 \, \mu F$

 $V_{LC} = 0V$ (Ground)

FIGURE 3. Basic Positive Reference Operation (Note 5)





FIGURE 4. Recommended Full Scale Adjustment Circuit (Note 5)



$$I_{FS} \approx \frac{-V_{REF}}{R_{REF}} \times \frac{255}{256}$$

Note. R_{REF} sets I_{FS} ; R15 is for bias current cancellation

FIGURE 5. Basic Negative Reference Operation




MM	B1	B2	В3	В4	B5	B6	B7	B8	I _O mA	Ī _o mA	Eo	Ēo			
Full Scale	1	1	1	1	1	1	1	1	1.992	0.000	-9.960	0.000			
Full Scale-LSB	1	1	1	1	1	1	្ន 1	0	1.984	0.008	-9.920	-0.040			
Half Scale+LSB	1	0	0	0	0	0	0	1	1.008	0.984	-5.040	-4.920			
Half Scale	1	0	0	0	0	0	0	0	1.000	0.992	-5.000	-4.960			
Half Scale-LSB	0	1	1	1	1	1	1	1	0.992	1.000	-4.960	-5.000			
Zero Scale+LSB	0	0	0	0	0	0	0	1	0.008	1.984	-0.040	-9.920			
Zero Scale	0	0	0	0	0	0	0	0	0.000	1.992	0.000	-9.960			

FIGURE 6. Basic Unipolar Negative Operation (Note 5)


Typical Applications (Continued)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WWW WWW	В1	B2	В3	В4	B5	B6	В7	В8	Eo	Ēo
Pos. Full Scale	(1)	1	_1	1	1	1	<u>1</u>	1	-9.920	+10.000
Pos. Full Scale-LSB	1	11	1	1	1	1	1	0	-9.840	+9.920
Zero Scale+LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
Zero Scale	1	0	0	0	0	0	0	0	0.000	+0.080
Zero Scale-LSB	0	√1 .	1	1	1	1	1	_1	+0.080	0.000
Neg. Full Scale+LSB	0	0	0	0	0	0	0	1	+9.920	-9.840
Neg. Full Scale	0	0	0	0	0	0	0	0	+10.000	-9.920


FIGURE 7. Basic Bipolar Output Operation (Note 5)



If $R_L = \overline{R}_L$ within ±0.05%, output is symmetrical about ground

I. COM.	B1	B2	В3	B4	B5	В6	B7	B8	Eo
Pos. Full Scale	1	1	1	1	1	1	1.	10	+9.960
Pos. Full Scale-LSB	1	1	1	1	1	1.	191	0	+9.880
(+)Zero Scale	1	0	0	0	0	0	0	0	+0.040
(-)Zero Scale	0	√1	1	1	1	1	1	1	-0.040
Neg. Full Scale+LSB	0	0	0	0	0	0	0	1	-9.880
Neg. Full Scale	0	0	0	0	0	0	0	0	-9.960

FIGURE 8. Symmetrical Offset Binary Operation (Note 5)




For complementary output (operation as negative logic DAC), connect inverting input of op amp to \bar{l}_0 (pin 2), connect l_0 (pin 4) to ground.

FIGURE 9. Positive Low Impedance Output Operation (Note 5)

Typical Applications (Continued)


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw




For complementary output (operation as a negative logic DAC) connect non-inverting input of op am to Io (pin 2); connect Io (pin 4) to ground.

FIGURE 10. Negative Low Impedance Output Operation (Note 5)



Typical values: R_{IN}=5k,+V_{IN}=10V

FIGURE 11. Pulsed Reference Operation (Note 5)





 $V_{TH} = V_{LC} + 1.4V$ 15V CMOS, HTL, HNIL

 $V_{TU} = 7.6V$

Note. Do not exceed negative logic input range of DAC.

FIGURE 12. Interfacing with Various Logic Families





(b) $+V_{REF}$ must be above peak positive swing of V_{IN}

(a) I_{REF} ≥ peak negative swing of I_{IN}

FIGURE 13. Accommodating Bipolar References (Note 5)

Typical Applications (Continued)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





FIGURE 14. Settling Time Measurement (Note 5)




Note. For 1 μs conversion time with 8-bit resolution and 7-bit accuracy, an LM361 comparator replaces the LM319 and the reference current is doubled by reducing R1, R2 and R3 to 2.5 $k\Omega$ and R4 to 2 $M\Omega$.

FIGURE 15. A Complete 2 µs Conversion Time, 8-Bit A/D Converter (Note 5)


Physical Dimensions inches (millimeters) unless otherwise noted


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw




Molded Small Outline Package (SO) Order Numbers DAC0800LCM, or DAC0802LCM NS Package Number M16A





Molded Small Outline Package (SO)
Order Numbers DAC0800LCM,
or DAC0802LCM
NS Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Molded Dual-In-Line Package Order Numbers DAC0800, DAC0802 NS Package Number N16E

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

