勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw





DAC712

16-BIT DIGITAL-TO-ANALOG CONVERTER With 16-Bit Bus Interface

FEATURES

- HIGH-SPEED 16-BIT PARALLEL DOUBLE-BUFFERED INTERFACE
- VOLTAGE OUTPUT: ±10V
- 13-, 14-, AND 15-BIT LINEARITY GRADES
- 16-BIT MONOTONIC OVER TEMPERATURE (L GRADE)
- POWER DISSIPATION: 600mW max
- GAIN AND OFFSET ADJUST: Convenient for Auto-Cal D/A Converters
- 28-LEAD DIP AND SOIC PACKAGES

DESCRIPTION

DAC712 is a complete 16-bit resolution D/A converter with 16 bits of monotonicity over temperature.


DAC712 has a precision +10V temperature compensated voltage reference, $\pm 10V$ output amplifier and 16-bit port bus interface.

The digital interface is fast, 60ns minimum write pulse width, is double-buffered and has a CLEAR function that resets the analog output to bipolar zero.

GAIN and OFFSET adjustment inputs are arranged so that they can be easily trimmed by external D/A converters as well as by potentiometers.

DAC712 is available in two linearity error performance grades: ±4LSB and ±2LSB and three differential linearity grades: ±4LSB, ±2LSB, and ±1LSB. The DAC712 is specified at power supply voltages of ±12V and ±15V.

DAC712 is packaged in a 28-pin 0.3" wide plastic DIP and in a 28-lead wide-body plastic SOIC. The DAC712P, U, PB, UB, are specified over the –40°C to +85°C temperature range and the DAC712PK, UK, PL, UL are specified over the 0°C to +70°C range.



SPECIFICATIONS

ELECTRICAL

At $T_A = 25$ °C, $+V_{CC} = +12$ V and +15V, $-V_{CC} = -12$ V and -15V, unless otherwise noted.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

	- T C	DAC712P, U	N.		DAC712PB, U	В	
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT		Co			4003	.Co	N
RESOLUTION	W.100	16	-7		*	1 COMP.	Bits
DIGITAL INPUTS	400		TW	1/1/1	-1100	1.0	1
Input Code	Binary	/ Two's Comp	lement	-1	*	A COM	-XX
Logic Levels ⁽¹⁾	100				10	01.	1. 1.
V _{IH}	+2.0		+V _{CC} -1.4	*		*	V
VII	0	107.	+0.8	*	1	*	V
$I_{IH}(V_{I} = +2.7V)$	TANN.L	-1 CO	±10			*	μΑ
$I_{IL}(V_I = +0.4V)$	1	007.	±10		M	*	μΑ
TRANSFER CHARACTERISTICS	-1111	~ <7 C	O.P.		-XIVI	· CU	TV
ACCURACY		100	- T. T.			100 .	
Linearity Error			±4	N		±2	LSB
T _{MIN} to T _{MAX}		KI 100 J.	±8			±4	LSB
Differential Linearity Error	- 1111	1	±4	N.		±2	LSB
T _{MIN} to T _{MAX}		100 3	±8			±4	LSB
Monotonicity Over Temp	13	111.	1 Com	14		V V	Bits
Gain Error ⁽³⁾		100	±0.1			±0.1	%
T _{MIN} to T _{MAX}	**************************************	M. M.	±0.2	TV	N/	±0.15	%
Bipolar Zero Error ⁽³⁾	1	10	±0.1	1.7		*	% FSR ⁽²⁾
MAN. TO COM	*1	M. M.	±20	W	*	*	mV
T _{MIN} to T _{MAX}		- TXX 1	±0.2	Mir		±0.15	% FSR
THE CONTRACTOR	-		±40	TV		±30	mV
Power Supply Sensitivity Of Full Scale:		TXV	±0.003	UM.		*	% FSR/% V _{CC}
	N	AN W	±30			*	ppm FSR/% V _{CC}
DYNAMIC PERFORMANCE		- 11	Jan	-OM.	-7	TAN W	-1 CON
Settling Time (to $\pm 0.003\%$ FSR, $5k\Omega$ $500pF$ Load) ⁽⁴⁾			.007				1007
20V Output Step		6	W.700	COM.	*	10	μs
1 LSB Output Step ⁽⁵⁾		4	. 003		*		μs
Output Slew Rate		10	IN. Tuo	COM	*	TXXI'	V/µs
Total Harmonic Distortion + Noise	TW		100	1.00	TW	1/1/1/	1,40
0dB, 1001Hz, f _S = 100kHz	1	0.005	ATW. IU		*	-73	%
-20dB, 1001Hz, f _S = 100kHz	TW.	0.03	M		*	1/1/1	%
-60dB, 1001Hz, f _S = 100kHz	17.7	3.0		- 00	*		%
SINAD	W	0.0		OUX.	TW	1	11007
1001Hz, f _S = 100kHz	Mir	87		100	*	iT.	dB
Digital Feedthrough ⁽⁵⁾		2	M. M.	anny.	*		nV-s
Digital-to-Analog Glitch Impulse ⁽⁵⁾	UNI.	15	· TATAN	Too	*	-<1	nV-s
Output Noise Voltage (Includes Reference)	- 1	120		100 X	* 1		nV/√Hz
ANALOG OUTPUT	LON	T	-737	1.10	COMP	- 1	-1/1/1/1
Output Voltage Range			1/1/1/	-11003	- 11	LA	11
$+V_{CC}$, $-V_{CC} = \pm 11.4V$	±10	T	-133	*	1 COM.		V
Output Current	±5	TW	1/1/1/	* 00	1	1.11	mA
Output Impedance		0.1	-11	1111.70	*		Ω
Short Circuit to ACOM, Duration	1.0	Indefinite		-110	*	1.7.1	100
REFERENCE VOLTAGE	-1 COP			WW.	1 CO		
Voltage	+9.975	+10.000	+10.025	*	*	*	V
T _{MIN} to T _{MAX}	+9.975	+10.000	+10.025	*	C	*	V
Output Resistance	T9.900	11	T10.040	* *	*	7	Ω
Source Current	27 C	DAM	di .	*	* (ULL	mA
Short Circuit to ACOM, Duration	1004	Indefinite	1	111 2	*	-OM.I.	l lin
·	-37	machine		11111	anv.	CULT	<u> </u>
POWER SUPPLY REQUIREMENTS	1 100 x.	I.Mo.	7	14.	W.100 L	COM.	
Voltage: +V _{CC}	+11.4	+15	+16.5	*	*	*	V
-V _{cc}	-11.4	-15	-16.5	*	*	*	V
Current (No Load, ±15V Supplies)	M	4 CON	TIN	11/	M Ass.		
+V _{cc}	TXI 100	13	15	144	*	*	mA
-V _{CC}	MAN	22	25		*	*	mA
Power Dissipation ⁽⁶⁾	10	525	600		*	*	mW
TEMPERATURE RANGES	M. M.	ON CO					
Specification	TXXI 1	00 -					
All Grades	-40		+85	*		*	°C
Storage	-60		+150	*		*	°C
Thermal Coefficient θ_{JA}							
DIP Package	1	75			*		°C/W
SOIC Package		75			*		°C/W

^{*} Specifications are the same as grade to the left.

NOTES: (1) Digital inputs are TTL and \pm 5V CMOS compatible over the specification temperature range. (2) FSR means Full Scale Range. For example, for a \pm 10V output, FSR = 20V. (3) Errors externally adjustable to zero. (4) Maximum represents the 3σ limit. Not 100% tested for this parameter. (5) For the worst case code changes: FFFF_{HEX} to 0000_{HEX} and 0000_{HEX} to FFFF_{HEX}. These are Binary Two's Complement (BTC) codes. (6) Typical supply voltages times maximum currents.



SPECIFICATIONS

ELECTRICAL

At T_A = +25°C, +V_{CC} = +12V and +15V, -V_{CC} = -12V and -15V, unless otherwise noted.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

	DAC712PK, UK			DAC712PL, UL			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT	COMIT		-11/	100	COMP	-1	•
RESOLUTION	Cur ,	16		1007	*		Bits
DIGITAL INPUTS	COM.	-1	- (X)	N. P.	COM	-31	
Input Code	Bina	ry Two's Comp	lement		*		
Logic Levels ⁽¹⁾	Dilla	ly I wo 3 Comp	I				
V _{IH}	+2.0		+V _{CC} - 1.4	*	1.0	*	V
V _{IL}	0	1	+0.8	*	-7 CO	*	V
$I_{\text{IH}} (V_{\text{I}} = +2.7V)$			±10	10	01.	*	μA
$I_{IL}(V_1 = +0.4V)$	- C(Mr.	±10		-7 C.C	*	μΑ
TRANSFER CHARACTERISTICS	1007-		±10		100 7.0		μπ
	×1 (DNI.	1 1		- AV C	Ohr.	Ń
ACCURACY	1007.	- 11 TV			100 r.		1.00
Linearity Error	- 47	COM	±2			±2	LSB
T _{MIN} to T _{MAX}	-100 J.	1.17	±2		1 100	±2	LSB
Differential Linearity Error	11.2	CON	±2		0.0	CU±1	LSB
T _{MIN} to T _{MAX}	100	0.11.	±2	40	x 100 3	±1	LSB
Monotonicity Over Temp	15	47 COM		16	11.	4 Com	Bits
Gain Error ⁽³⁾	100	11.	±0.1		-XX 100	*	%
T _{MIN} to T _{MAX}	MW.	COM,	±0.15		111.	±0.02	%
Bipolar Zero Error ⁽³⁾	1110	101.	±0.1		10 XXI	*	% FSR ⁽²⁾
-MAN-IN COMP.	M. W. T.	Last CO	±20		M. M.	*	mV
T _{MIN} to T _{MAX}	N T	001.	±0.15		- XX 1	±0.15	% FSR
COM	-111111	-<7 CC	±30		AT WIND	*	mV
Power Supply Sensitivity of Full Scale	M	1007.	±0.003		1	*	%FSR/% V _c
CONT.		· C	±30			*	ppm FSR/% V
DYNAMIC PERFORMANCE	JN 1.	1007.	OM'L'		-151	1.100	JOM.
Settling Time (to $\pm 0.003\%$ FSR, $5k\Omega \parallel 500pF Load)^{(4)}$		1			411111	ON	
20V Output Step	10	6	10		*	10	μs
1LSB Output Step ⁽⁵⁾		4	COh		*	W1.	μs
Output Slew Rate	111.	10	· Mo		*	XXI 100	V/μs
Total Harmonic Distortion + Noise	-31	1111	A CON		47/	1	N.Co
0dB, 1001Hz, $f_S = 100kHz$		0.005	Mo.		*	- TX 10	%
-20 dB, 1001 Hz, $f_S = 100$ kHz		0.03	Y CON		*		%
-60 dB, 1001 Hz, $f_S = 100$ kHz	1	3.0	0 7.		*	- TXV .1	%
SINAD			CO.		<		any.Co
$1001Hz, f_S = 100kHz$		87	00 2.		*	TIN	dB
Digital Feedthrough ⁽⁵⁾	1	2	L CL		*		nV-s
Digital-to-Analog Glitch Impulse ⁽⁵⁾	1	15	100 -		*	-13	nV-s
Output Noise Voltage (includes reference)	N	120	1 OV.C	Or.	*		nV/√ Hz
ANALOG OUTPUT		-11	1.100	OMIL			11.700
Output Voltage Range	N.		· Voo.		W		1007.
$+V_{CC}$, $-V_{CC} = \pm 11.4V$	±10		$\times 1.100$	*	1		V
Output Current	±5	11/1/	000	*		11/1	mA
Output Impedance		0.1	TXV 100 1		*		Ω
Short Circuit to ACOM, Duration	W	Indefinite	N 41.		*	N N	100
REFERENCE VOLTAGE	1.1		VIN Jug	-1 CON	10 × 1		M. J.
Voltage	+9.975	+10.000	+10.025	*	*	*	V
T _{MIN} to T _{MAX}	+9.960		+10.040	*	Mr.	*	V
Output Resistance	WT.	1	N. A. A.		*		Ω
Source Current	2	7	L.WIW.	*	DIAT.		mA
Short Circuit to ACOM, Duration	T	Indefinite	M M.		*		
POWER SUPPLY REQUIREMENTS	OM	-1	WIN	110	Ohr.		
Voltage: +V _{CC}	+11.4	+15	+16.5	*	*	*	V
-V _{cc}	-11.4	-15	-16.5	*	*	*	V
Current (No Load, ±15V Supplies)			MA				
+V _{CC}	COM	13	15		*	*	mA
-Vcc	N.V	22	25		*	*	mA
Power Dissipation ⁽⁶⁾	-1 CON	525	600			*	mW
TEMPERATURE RANGES	Dir						
Specification	1						
All Grades	0		+70	*		*	°c
Storage	-60		+150	*		*	l ∘c
Thermal Coefficient, θ_{JA}			,	•			
DIP Package		75	 		*		°C/W
		, , ,	1 1			1	U, 11

^{*} Same specification as grade to the left.

NOTES: (1) Digital inputs are TTL and \pm 5V CMOS compatible over the specification temperature range. (2) FSR means Full Scale Range. For example, for a \pm 10V output, FSR = 20V. (3) Errors externally adjustable to zero. (4) Maximum represents the 3σ limit. Not \pm 100% tested for this parameter. (5) For the worst case code changes: FFFF_{HEX} to \pm 100000_{HEX} and \pm 100000_{HEX} to FFFF_{HEX}. These are Binary Two's Complement (BTC) codes. (6) Typical supply voltages times maximum currents.



ABSOLUTE MAXIMUM RATINGS

+V _{CC} to COMMON	0V, +17V
-V _{CC} to COMMON	0V, –17V
+V _{CC} to -V _{CC}	34V
Digital Inputs to COMMON	1V to +V _{CC} -0.7V
External Voltage Applied to BPO and F	
V _{REF OUT}	Indefinite Short to COMMON
V _{OUT}	Indefinite Short to COMMON
Power Dissipation	
Storage Temperature	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGE INFORMATION


		AND
PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC712P	Plastic DIP	246
DAC712U	Plastic SOIC	217
DAC712PB	Plastic DIP	246
DAC712UB	Plastic SOIC	217
DAC712PK	Plastic DIP	246
DAC712UK	Plastic SOIC	217
DAC712PL	Plastic DIP	246
DAC712UL	Plastic SOIC	217

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ORDERING INFORMATION

PRODUCT	TEMPERATURE RANGE	LINEARITY ERROR MAX at +25°C	DIFFERENTIAL LINEARITY ERROR MAX at +25°C
DAC712P	-40°C to +85°C	±4LSB	±4LSB
DAC712U	-40°C to +85°C	±4LSB	±4LSB
DAC712PB	-40°C to +85°C	±2LSB	±2LSB
DAC712UB	-40°C to +85°C	±2LSB	±2LSB
DAC712PK	0°C to +70°C	±2LSB	±2LSB
DAC712UK	0°C to +70°C	±2LSB	±2LSB
DAC712PL	0°C to +70°C	±2LSB	±1LSB
DAC712UL	0°C to +70°C	±2LSB	±1LSB

TIMING DIAGRAM



TIMING SPECIFICATIONS

SYMBOL	PARAMETER	MIN	MAX	UNITS
t _{DW}	Data Valid to End of WR	50	$\Omega_{L_{2}}$	ns
t _{AW}	$\overline{A_0}$, $\overline{A_1}$ Valid to End of \overline{WR}	50		ns
t _{AH}	$\overline{A_0}$, $\overline{A_1}$ Hold after End of \overline{WR}	10	CO_{\hbar}	ns
t _{DH}	Data Hold after end of WR	10		ns
t _{WP} ⁽¹⁾	Write Pulse Width	50	J CU	ns
t _{CP}	CLEAR Pulse Width	200	7.	ns

NOTES: (1) For single-buffered operation, two is 80ns min. Refer to page 10.

TRUTH TABLE

$\overline{A_0}$	$\overline{A_1}$	WR	CLR	DESCRIPTION
0 0	1	$1 \rightarrow 0 \rightarrow 1$	1	Load Input Latch
11	0 0	$1 \rightarrow 0 \rightarrow 1$	1	Load D/A Latch
1.40	1	$1 \rightarrow 0 \rightarrow 1$	1	No Change
0	0	0	-s⊺ 1	Latches Transparent
X	X	_11	1	No Change
X	X	X	0	Reset D/A Latch




ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PIN CONFIGURATION



PIN DESCRIPTIONS

		ONE
PIN	LABEL	DESCRIPTION
1	DCOM	Power Supply return for digital currents.
2 3	ACOM	Analog Supply Return.
3	V _{OUT}	±10V D/A Output.
4	Off Adj	Offset Adjust (Bipolar).
5	V _{REF OUT}	Voltage Reference Output.
6	Gain Adj	Gain Adjust.
7	+V _{CC}	+12V to +15V Supply.
8	-V _{CC}	-12V to -15V Supply.
9	CLR	CLEAR. Sets D/A output to BIPOLAR ZERO
		(Active Low).
10	WR	Write (Active Low).
11	$\overline{A_1}$	Enable for D/A latch (Active Low).
12	$\overline{A_0}$	Enable for Input latch (Active Low).
13	D15	Data Bit 15 (Most Significant Bit).
14	D14	Data Bit 14.
15	D13	Data Bit 13.
16	D12	Data Bit 12.
17	D11	Data Bit 11.
18	D10	Data Bit 10.
19	D9	Data Bit 9.
20	D8	Data Bit 8.
21	D7	Data Bit 7.
22	D6	Data Bit 6.
23	D5	Data Bit 5.
24	D4	Data Bit 4.
25	D3	Data Bit 3.
26	D2	Data Bit 2.
27	D1	Data Bit 1.
28	D0	Data Bit 0 (Least Significant Bit).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


TYPICAL PERFORMANCE CURVES


At T_A = +25°C, V_{CC} = ±15V, unless otherwise noted.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw














DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points of the transfer characteristic.

DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from 1LSB of an output change from one adjacent state to the next. A DLE specification of $\pm 1/2$ LSB means that the output step size can range from 1/2LSB to 3/2LSB when the digital input code changes from one code word to the adjacent code word. If the DLE is more positive than -1LSB, the D/A is said to be monotonic.

MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. Monotonicity of DAC712 is guaranteed over the specification temperature range to 13, 14, 15, and 16 bits for performance grades DAC712P/U, DAC712PB/UB, DAC712PK/UK, and DAC712PL/UL respectively.

SETTLING TIME

Settling time is the total time (including slew time) for the D/A output to settle to within an error band around its final value after a change in input. Settling times are specified to within $\pm 0.003\%$ of Full Scale Range (FSR) for an output step change of 20V and 1LSB. The 1LSB change is measured at the Major Carry (FFFF_{HEX} to 0000_{HEX} , and 0000_{HEX} to FFFF_{HEX}: BTC codes), the input transition at which worst-case settling time occurs.

TOTAL HARMONIC DISTORTION + NOISE

Total harmonic distortion + noise is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental frequency. It is expressed in % of the fundamental frequency amplitude at sampling rate f_S .

SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD)

SINAD includes all the harmonic and outstanding spurious components in the definition of output noise power in addition to quantizing and internal random noise power. SINAD is expressed in dB at a specified input frequency and sampling rate, $f_{\rm S}$.

DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected into the analog output from the digital inputs when the inputs change state. It is measured at half scale at the input codes where as many as possible switches change state—from 7FFF_{HEX} to 8000_{HEX}.

DIGITAL FEEDTHROUGH

When the A/D is not selected, high frequency logic activity on the digital inputs is coupled through the device and shows up as output noise. This noise is digital feedthrough.

OPERATION

DAC712 is a monolithic integrated-circuit 16-bit D/A converter complete with 16-bit D/A switches and ladder network, voltage reference, output amplifier and microprocessor bus interface.

INTERFACE LOGIC

DAC712 has double-buffered data latches. The input data latch holds a 16-bit data word before loading it into the second latch, the D/A latch. This double-buffered organization permits simultaneous update of several D/A converters. All digital control inputs are active low. Refer to block diagram of Figure 1.

All latches are level-triggered. Data present when the enable inputs are logic "0" will enter the latch. When the enable inputs return to logic "1", the data is latched.

The $\overline{\text{CLR}}$ input resets both the input latch and the D/A latch to give a bipolar zero output.

LOGIC INPUT COMPATIBILITY

DAC712 digital inputs are TTL compatible (1.4V switching level) with low leakage, high impedance inputs. Thus the inputs are suitable for being driven by any type of 5V logic such as 5V CMOS logic. An equivalent circuit of a digital input is shown in Figure 2.

Data inputs will float to logic "0" and control inputs will float to logic "0" if left unconnected. It is recommended that any unused inputs be connected to DCOM to improve noise immunity.

Digital inputs remain high impedance when power is off.

INPUT CODING

DAC712 is designed to accept positive-true binary two's complement (BTC) input codes which are compatible with bipolar analog output operation. For bipolar analog output configuration, a digital input of $7\mathrm{FFF}_{\mathrm{HEX}}$ gives a plus full scale output, 8000_{HEX} gives a minus full scale output, and 0000_{HEX} gives bipolar zero output.

INTERNAL REFERENCE

DAC712 contains a +10V reference.

The reference output may be used to drive external loads, sourcing up to 2mA. The load current should be constant, otherwise the gain and bipolar offset of the converter will

vary.






FIGURE 1. DAC712 Block Diagram.




FIGURE 2. Equivalent Circuit of Digital Inputs.

OUTPUT VOLTAGE SWING

The output amplifier of DAC712 is committed to a ± 10 V output range. DAC712 will provide a ± 10 V output swing while operating on ± 11.4 V or higher voltage supplies.

GAIN AND OFFSET ADJUSTMENTS

Figure 3 illustrates the relationship of offset and gain adjustments for a bipolar connected D/A converter. Offset should be adjusted first to avoid interaction of adjustments. See Table I for calibration values and codes. These adjustments have a minimum range of $\pm 0.3\%$.





FIGURE 3. Relationship of Offset and Gain Adjustments.

Offset Adjustment

Apply the digital input code that produces the maximum negative output voltage and adjust the offset potentiometer or the offset adjust D/A converter for -10V.





特力材料886-3-5753170

FIGURE 4. Power Supply Connections.

Gain Adjustment

Apply the digital input that gives the maximum positive voltage output. Adjust the gain potentiometer or the gain adjust D/A converter for this positive full scale voltage.

INSTALLATION

GENERAL CONSIDERATIONS

Due to the high-accuracy of these D/A converters, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 20V full-scale range has a 1LSB value of $305\mu V$. With a load current of 5mA, series wiring and connector resistance of only $60m\Omega$ will cause a voltage drop of $300\mu V$. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copper-clad printed circuit board is 1/2 $m\Omega$ per square. For a 5mA load, a 10 milli-inch wide printed circuit conductor 60 milli-inches long will result in a voltage drop of $150\mu V$.

The analog output of DAC712 has an LSB size of $305\mu V$ (-96dB). The noise floor of the D/A must remain below this level in the frequency range of interest. The DAC712's noise spectral density (which includes the noise contributed by the internal reference,) is shown in the Typical Performance Curves section.

Wiring to high-resolution D/A converters should be routed to provide optimum isolation from sources of RFI and EMI. The key to elimination of RF radiation or pickup is small loop area. Signal leads and their return conductors should be kept close together such that they present a small capture cross-section for any external field. Wire-wrap construction is not recommended.

POWER SUPPLY AND REFERENCE CONNECTIONS

Power supply decoupling capacitors should be added as shown in Figure 4. Best performance occurs using a 1 to $10\mu F$ tantalum capacitor at $-V_{CC}$. Applications with less

critical settling time may be able to use $0.01\mu F$ at $-V_{CC}$ as well as at $+V_{CC}$. The capacitors should be located close to the package.

DAC712 has separate ANALOG COMMON and DIGITAL COMMON pins. The current through DCOM is mostly switching transients and are up to 1mA peak in amplitude. The current through ACOM is typically 5µA for all codes.

Use separate analog and digital ground planes with a single interconnection point to minimize ground loops. The analog pins are located adjacent to each other to help isolate analog from digital signals. Analog signals should be routed as far as possible from digital signals and should cross them at right angles. A solid analog ground plane around the D/A package, as well as under it in the vicinity of the analog and power supply pins, will isolate the D/A from switching currents. It is recommended that DCOM and ACOM be connected directly to the ground planes under the package.

If several DAC712s are used or if DAC712 shares supplies with other components, connecting the ACOM and DCOM lines to together once at the power supplies rather than at each chip may give better results.

LOAD CONNECTIONS

Since the reference point for V_{OUT} and $V_{REF\ OUT}$ is the ACOM pin, it is important to connect the D/A converter load directly to the ACOM pin. Refer to Figure 5.

Lead and contact resistances are represented by R_1 through R_3 . As long as the load resistance R_L is constant, R_1 simply introduces a gain error and can be removed by gain adjustment of the D/A or system-wide gain calibration. R_2 is part of R_L if the output voltage is sensed at ACOM.

In some applications it is impractical to return the load to the ACOM pin of the D/A converter. Sensing the output voltage at the SYSTEM GROUND point is reasonable, because

28

27

26

25

24

23

22

21

20

19

18

17

16

15

there is no change in DAC712 ACOM current, provided that R_3 is a low-resistance ground plane or conductor. In this case you may wish to connect DCOM to SYSTEM GROUND as well

GAIN AND OFFSET ADJUST

Connections Using Potentiometers

GAIN and OFFSET adjust pins provide for trim using external potentiometers. 15-turn potentiometers provide sufficient resolution. Range of adjustment of these trims is at least $\pm 0.3\%$ of Full Scale Range. Refer to Figure 6.

Using D/A Converters

The GAIN ADJUST and OFFSET ADJUST circuits of DAC712 have been arranged so that these points may be easily driven by external D/A converters. Refer to Figure 7. 12-bit D/A converters provide an OFFSET adjust resolution and a GAIN adjust resolution of $30\mu V$ to $50\mu V$ per LSB step.

Nominal values of GAIN and OFFSET occur when the D/A converters outputs are at approximately half scale, +5V.

OUTPUT VOLTAGE RANGE CONNECTIONS

The DAC712 output amplifier is connected internally for the $\pm 10 \text{V}$ bipolar (20V) output range. That is, the bipolar offset resistor is connected to an internal reference voltage and the 20V range resistor is connected internally to V_{OUT} . DAC712 cannot be connected by the user for unipolar operation.

DIGITAL INTERFACE

BUS INTERFACE

DAC712 has 16-bit double-buffered data bus interface with control lines for easy interface to interface to a 16-bit bus. The double-buffered feature permits update of several D/As simultaneously.

勝 特 力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 **DAC712** Http://www. 100y. com. tw $10k\Omega$ 10kΩ Bus Interface Sense Output DCOM **ACOM** Alternate Ground Sense Connection $0.01 \mu F^{(1)}$ Analog Power 0.01µF Supply System Ground NOTE: (1) Locate close to DAC712 package.

FIGURE 5. System Ground Considerations for High-Resolution D/A Converters.



 $\overline{A_0}$ is the enable control for the DATA INPUT LATCH. $\overline{A_1}$ is the enable for the D/A LATCH. \overline{WR} is used to strobe data into latches enabled by $\overline{A_0}$, and $\overline{A_1}$. Refer to the block diagram of Figure 1 and to Timing Diagram on page 3.

CLR sets the INPUT DATA LATCH to all zero and the D/A LATCH to a code that gives bipolar 0V at the D/A output.

SINGLE-BUFFERED OPERATION

To operate the DAC712 interface as a single-buffered latch, the DATA INPUT LATCH is permanently enabled by connecting $\overline{A_0}$ to DCOM. If $\overline{A_1}$ is not used to enable the

D/A, it should be connected to DCOM also. For this mode of operation, the width of \overline{WR} will need to be at least 80ns minimum to pass data through the DATA INPUT LATCH and into the D/A LATCH.

TRANSPARENT INTERFACE

The digital interface of the DAC712 can be made transparent by asserting $\overline{A_0}$, $\overline{A_1}$, and \overline{WR} LOW, and asserting \overline{CLR} HIGH.




FIGURE 6. Manual Offset and Gain Adjust Circuits.




FIGURE 7. Gain and Offset Adjustment Using D/A Converters.