

DS1220AB/AD 16k Nonvolatile SRAM

www.maxim-ic.com

FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Directly replaces 2k x 8 volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS
- JEDEC standard 24-pin DIP package
- Read and write access times as fast as 100 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full $\pm 10\%$ V_{CC} operating range (DS1220AD)
- Optional ±5% V_{CC} operating range (DS1220AB)
- Optional industrial temperature range of -40°C to +85°C, designated IND

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PIN ASSIGNMENT

A7	1	24	VCC
A6		23	A8
A5	3	22 🛮	<u>A9</u>
A4	4	21	WE
A3	1 5	20 □	ŌE
A2	6	19 🛮	A10
A1	1 7	18	CE
A0	■8	17	DQ7
DQ0	9-400	16 ■	DQ6
DQ1	1 0	15	DQ5
DQ2	1 11	14	DQ4
GND	1 2	13	DQ3
	-TNN.1		

24-Pin ENCAPSULATED PACKAGE 720-mil EXTENDED

PIN DESCRIPTION

A0-A10	- Address Inputs
DQ0-DQ7	- Data In/Data Out
CE	- Chip Enable
$\overline{ m WE}$	- Write Enable
OE ON	- Output Enable
V _{CC}	- Power (+5V)
GND	- Ground

DESCRIPTION

The DS1220AB and DS1220AD 16k Nonvolatile SRAMs are 16,384-bit, fully static, nonvolatile SRAMs organized as 2048 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. The NV SRAMs can be used in place of existing 2k x 8 SRAMs directly conforming to the popular bytewide 24-pin DIP standard. The devices also match the pinout of the 2716 EPROM and the 2816 EEPROM, allowing direct substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

1 of 10 121907

READ MODE

The DS1220AB and DS1220AD execute a read cycle whenever WE (Write Enable) is inactive (high) and $\overline{\text{CE}}$ (Chip Enable) and $\overline{\text{OE}}$ (Output Enable) are active (low). The unique address specified by the 11 address inputs (A0-A10) defines which of the 2048 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ access times are also satisfied. If $\overline{\text{CE}}$ and $\overline{\text{OE}}$ access times are not satisfied, then data access must be measured from the later-occurring signal and the limiting parameter is either t_{CO} for $\overline{\text{CE}}$ or t_{OE} for $\overline{\text{OE}}$ rather than address access.

WRITE MODE

The DS1220AB and DS1220AD execute a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The latter occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1220AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5V. The DS1220AD provides full functional capability for V_{CC} greater than 4.5 volts and write protects by 4.25V. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC} . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the DS1220AB and 4.5 volts for the DS1220AD.

FRESHNESS SEAL

Each DS1220 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level of greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground -0.3V to +6.0V

Operating Temperature

0°C to 70°C; -40°C to +85°C for IND parts

-40°C to +70°C; -40°C to +85°C for IND parts

Soldering Temperature +260°C for 10 seconds
Caution: Do Not Reflow (Wave or Hand Solder Only)

RECOMMENDED DC OPERATING CONDITIONS

(T_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1220AB Power Supply Voltage	V_{CC}	4.75	5.0	5.25	V	
DS1220AD Power Supply Voltage	V_{CC}	4.50	5.0	5.50	V	
Logic 1	V _{IH}	2.2	MAIN	V_{CC}	V	
Logic 0	OV_{IL}	0.0	WWW	+0.8	COV	N

(T_A: See Note 10)

 $(V_{CC} = 5V \pm 5\% \text{ for DS1220AB})$

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\% \text{ for DS1220AD})$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I 100I _{IL}	-1.0		+1.0	μΑ	MIM
I/O Leakage Current $\overline{CE} \ge V_{IH} \le V_{CC}$	I_{IO}	-1.0	N	+1.0	μΑ	OM.TW
Output Current @ 2.4V	I_{OH}	-1.0	N.	WV	mA	COM
Output Current @ 0.4V	I_{OL}	2.0	- 1		mA	COMI.
Standby Current $\overline{CE} = 2.2V$	I_{CCS1}	COM	5.0	10.0	mA	COM.
Standby Current $\overline{CE} = V_{CC}-0.5V$	I_{CCS2}		3.0	5.0	mA	ON COM
Operating Current (Commercial)	I_{CC01}	OX.CO	MIT	75	mA	100X.COJ
Operating Current (Industrial)	I_{CCO1}	00Y.C	OM.T	85	mA	1.100Y.CC
Write Protection Voltage (DS1220AB)	V_{TP}	4.5	4.62	4.75	V	W.100X.
Write Protection Voltage (DS1220AD)	V_{TP}	4.25	4.37	4.5	V	WW.100X

CAPACITANCE

 $(T_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{IN}	1	5	10	pF	Winds.
Input/Output Capacitance	C _{I/O}	M. M.	500	12	pF	W V

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

(T_{A:} See Note 10)

(V_{CC} =5.0V \pm 5% for DS1220AB)

AC ELECTRICAL CHARACTERISTICS

$(V_{CC} = 5.0V \pm 10\% \text{ for DS} 122)$

PARAMETER			DS1220AB-120 DS1220AD-120		UNITS	NOTES	
TOWN WWW.	OY.CO.	MIN	MAX	MIN	MAX	N	
Read Cycle Time	$t_{ m RC}$	100	WW	120	, CO - 11 T	ns	
Access Time	t_{ACC}		100	W.T.	120	ns	
OE to Output Valid	t_{OE}	T. I.	50	N. 100	60	ns	
CE to Output Valid	$t_{\rm co}$	M. I	100	MM:In	120	ns	
OE or CE to Output Active	t_{COE}	5		5	ON CO	ns	5
Output High Z from Deselection	t _{OD}	OM.T	35	WWW	35	ns	5
Output Hold from Address Change	t _{OH}	5	TW	5	N.100X	ns	N
Write Cycle Time	$t_{ m WC}$	100		120	M.To	ns	V
Write Pulse Width	t_{WP}	75	U.I.	90	M.100	ns	3
Address Setup Time	t_{AW}	0	MTW	0	100	ns	
Write Recovery Time	t_{WR1}	000	WIW	0	W 1	ns	12
AMM. TO COM.	t_{WR2}	10	Or TV	10	WWW	ns	13
Output High from WE	t _{ODW}	· Too V.	35	N	35	ns	5
Output Active from WE	t _{OEW}	5	COM	5	WWW	ns	4
Data Setup Time	t_{DS}	40	COM.	50	WW	ns	4
Data Hold Time	t _{DH1}	0.00	COM	0	111	ns	12
	t_{DH2}	10		10		ns	13

EWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

NWW.100Y.COM.TW **AC ELECTRICAL CHARACTERISTICS**

(cont'd)

PARAMETER	SYMBOL			DS1220AB-200 DS1220AD-200		UNITS	NOTES
	COMIT	MIN	MAX	MIN	MAX		
Read Cycle Time	t_{RC}	150	W 1	200	$O_{M,I,M}$	ns	
Access Time	t_{ACC}	W	150	of 100 X.	200	ns	
OE to Output Valid	t_{OE}	WI	70	100Y	100	N ns	
CE to Output Valid	t_{CO}	WT	150	100	200	ns	
OE or CE to Output Active	t _{COE}	5	W	5	N.Com	ns	5
Output High Z from Deselection	t _{OD}	WT.WC	35	WW.1	35	ns	5
Output Hold from Address Change	t _{OH}	0.5	N	5	100X.C.	ns	
Write Cycle Time	t _{WC}	150	W	200	-100X.C	ns	
Write Pulse Width	t_{WP}	100	TW	150	W.	ns	N 3
Address Setup Time	t_{AW}	. OM	- 1	0	M. In	ns	N.N.
Write Recovery Time	$t_{ m WR1}$ $t_{ m WR2}$	0 10	V.T.A	0 10	WW.100	ns ns	12 13
Output High Z from WE	t _{ODW}	nov.Cc	35		35	ns	5
Output Active from WE	t_{OEW}	51.C	MIN	5	MM	ns	4
Data Setup Time	t_{DS}	60	COMM	N 50	MMM.	ns	4
Data Hold Time	t _{DH1}	0	COM	0	WWW	ns	12
	t_{DH2}	10	COM	10		ns	13

M.COM.TW

EWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100

WWW.100Y.COM.3


WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170

Http://www. 100y. com. tw

WWW.100Y.COM.


READ CYCLE



WW.100Y.COM.TW

SEE NOTE 1

WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8 AND 12

WRITE CYCLE 2

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 V_{IH} **ADDRESSES** tAW twe CE V_{IH} topw **t**COE D_{OUT} t_{DS} t_{DH2} DATA IN WWW.100X.COM. D_{IN} STABLE

SEE NOTES 2, 3, 4, 6, 7, 8 AND 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING

(T_A: See Note 10)

				-17 1	('/1		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
V_{CC} Fail Detect to \overline{CE} and \overline{WE} Inactive	t_{PD}	M.TW	1	1.5	μs	11	
V _{CC} slew from V _{TP} to 0V	$t_{\rm F}$	300		NVIII.1	μs	TW	
V _{CC} slew from 0V to V _{TP}	t_{R}	300	-«T	W.	μs	V.I.A.	
V _{CC} Valid to $\overline{\text{CE}}$ and $\overline{\text{WE}}$ Inactive	t _{PU}	COMIT	VV	2	ms	Mil	
V _{CC} Valid to End of Write Protection	t_{REC}	COM.		125	ms	OW.	

 $(T_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t_{DR}	10	1.1.11		years	9

WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in the battery backup mode.

NOTES:

- 1. WE is high for a read cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high-impedance state.
- 3. t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{CE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- 4. t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the $\overline{\text{CE}}$ low transition occurs simultaneously with or later than the $\overline{\text{WE}}$ low transition, the output buffers remain in a high-impedance state during this period.
- 7. If the $\overline{\text{CE}}$ high transition occurs prior to or simultaneously with the $\overline{\text{WE}}$ high transition, the output buffers remain in a high-impedance state during this period.

- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high-impedance state during this period.
- 9. Each DS1220AB and each DS1220AD has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user. This parameter is guaranteed by design and is not 100% tested.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V_{CC}.
- 12. t_{WR1} , t_{DH1} are measured from \overline{WE} going high.
- 13. t_{WR2}, t_{DH2} are measured from CE going high.
- 14. DS1220 modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.

DC TEST CONDITIONS

Outputs Open Cycle = 200ns for Operating Current All Voltages Are Referenced to Ground

AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 - 3.0V

Timing Measurement Reference Levels

Input: 1.5V Output: 1.5V

Input Pulse Rise and Fall Times: 5ns

ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	SUPPLY TOLERANCE	PIN/PACKAGE	SPEED GRADE
DS1220AB-100	0°C to +70°C	5V ± 5%	24 / 720 EMOD	100ns
DS1220AB-100+	0°C to +70°C	5V ± 5%	24 / 720 EMOD	100ns
DS1220AB-100IND	-40°C to +85°C	5V ± 5%	24 / 720 EMOD	100ns
DS1220AB-100IND+	-40°C to +85°C	5V ± 5%	24 / 720 EMOD	100ns
DS1220AB-120	0°C to +70°C	5V ± 5%	24 / 720 EMOD	120ns
DS1220AB-120+	0°C to +70°C	5V ± 5%	24 / 720 EMOD	120ns
DS1220AB-150	0°C to +70°C	5V ± 5%	24 / 720 EMOD	150ns
DS1220AB-150+	0°C to +70°C	5V ± 5%	24 / 720 EMOD	150ns
DS1220AB-200	0°C to +70°C	5V ± 5%	24 / 720 EMOD	200ns
DS1220AB-200+	0°C to +70°C	5V ± 5%	24 / 720 EMOD	200ns
DS1220AB-200IND	-40°C to +85°C	5V ± 5%	24 / 720 EMOD	200ns
DS1220AB-200IND+	-40°C to +85°C	5V ± 5%	24 / 720 EMOD	200ns
DS1220AD-100	0°C to +70°C	5V ± 10%	24 / 720 EMOD	100ns
DS1220AD-100+	0°C to +70°C	5V ± 10%	24 / 720 EMOD	100ns
DS1220AD-100IND	-40°C to +85°C	5V ± 10%	24 / 720 EMOD	100ns
DS1220AD-100IND+	-40°C to +85°C	5V ± 10%	24 / 720 EMOD	100ns
DS1220AD-120	0°C to +70°C	5V ± 10%	24 / 720 EMOD	120ns
DS1220AD-120+	0°C to +70°C	5V ± 10%	24 / 720 EMOD	120ns
DS1220AD-150	0°C to +70°C	5V ± 10%	24 / 720 EMOD	150ns
DS1220AD-150+	0°C to +70°C	5V ± 10%	24 / 720 EMOD	150ns
DS1220AD-200	0°C to +70°C	5V ± 10%	24 / 720 EMOD	200ns
DS1220AD-200+	0°C to +70°C	5V ± 10%	24 / 720 EMOD	200ns
DS1220AD-200IND	-40°C to +85°C	5V ± 10%	24 / 720 EMOD	200ns
DS1220AD-200IND+	-40°C to +85°C	5V ± 10%	24 / 720 EMOD	200ns

⁺ Denotes lead-free/RoHS-compliant product.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PACKAGE INFORMATION

(For the latest package outline information, go to http://www.maxim-ic.com/DallasPackInfo.)

WWW.100Y.COM.TW

oy.com.TW

PACKAGE TYPI	E DOCUMENT N	OXIN.10
24 DIP	56-G0002-001	
100Y.COM.TW	NW.100Y.COM.TW	W. COM.T.

NWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100X.COM

REVISION HISTORY

REVISION DATE	DESCRIPTION	PAGES CHANGED
121907	Added package information table. Removed the DIP module package drawing and dimension table.	9 2W
W.100Y.COM.TW	WWW.100X.COW.TW WWW.100X.COM	M.TW OM.TW

WI.MO.

WWW.100Y.COM.TW

ny.com.tw

IW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw WWW.100Y.COM.TW WWW.100Y.COM.TW

WWW.100