勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

June 1989

F

Flip-Flops with

Preset,

Clear,

and 12A

Complementary

Outputs

Outputs

4LS112/DM54LS

112A/DM74LS

D ual

Negative-

m

dge-Triggered Master-Slave

National Semiconductor

54LS112/DM54LS112A/DM74LS112A **Dual Negative-Edge-Triggered Master-Slave** J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description

Connection Diagram

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as the setup and hold times are not


violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

■ Alternate Military/Aerospace device (54LS112) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Function Table

Inputs



PR	CLR	CLK	J	к	Q	Q
L	H.	х	X	Х	Н	
H	Ľ	X	X	X	L	H
L.	L	X	X	X	H*	H*
H	н	- 40	L	L.	Q ₀	\overline{Q}_0
н	H O	\downarrow	н	L	н	L
H	н	< \$	Ľ	H	L	H
н	_ H ()	\downarrow	H	н	То	ggle
H	Н	H C	X	X	Q ₀	ggle Q ₀

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

↓ = Negative Going Edge of Pulse

* = This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level. Q_0 = The output logic level before the indicated input conditions were es-

tablished.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

TL/F/6382 © 1995 National Semiconductor Corporation

RRD-B30M105/Printed in U. S. A

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW Absolute Maximum Ratings (Note)

WW.100Y.COM.TW

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

WWW.100Y.COM.TW

Supply Voltage	/V
Input Voltage	7V
Operating Free Air Temperature F	Range
DM54LS and 54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS112A			DM74LS112A			Units
Cymbol			Min	Nom	Max	Min	Nom	Max	Onne
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage		2		COM	2		WWW	v
VIL	Low Level Input Voltage			N.100'	0.7	1.1		0.8	V
ЮН	High Level Output Current		NN	100	-0.4	NT N		-0.4	mA
IOL	Low Level Output Current		VIX	N.F	4	The second	N	8	mA
fclk	Clock Frequency (Note 2)		0	.IN.10	30	0	- 1	30	MHz
fCLK	Clock Frequency (Note 3)		0		25	0		25	MHz
t _W Pulse Width (Note 2)		Clock High	20	NN.		20	M		ns
		Preset Low	25	-	100	25			
	Clear Low	25		1100	25	WT.		W.	
t _W	Pulse Width	Clock High	25	WIT	N.1-	25	W		ns
	(Note 3)	Preset Low	30		V.100	30	W.	đ	
	WWW	Clear Low	30	AN.	-10	30	TIM		
t _{SU}	Setup Time (Note	Setup Time (Notes 1 and 2)			M.	20↓	Dir.	N	ns
t _{SU}	Setup Time (Note	Setup Time (Notes 1 and 3)			.W.	25↓	.0M.,		ns
t _H	Hold Time (Notes	Hold Time (Notes 1 and 2)		N		01		IN	ns
t _H	Hold Time (Notes	Hold Time (Notes 1 and 3)			WWW	5↓	COL	W.	ns
T _A	Free Air Operating Temperature		- 55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	N	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			W.IV	-1.5	V
V _{OH} High Level Output Voltage	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		v
	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4	N.C		
V _{OL} Low Level Output Voltage		$\label{eq:V_CC} \begin{array}{l} V_{CC} = \mbox{Min}, \mbox{I}_{OL} = \mbox{Max} \\ V_{IL} = \mbox{Max}, \mbox{V}_{IH} = \mbox{Min} \end{array}$	DM54		0.25	0.4	v
	Voltage		DM74		0.35	0.5	
	$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4	V ¹	
	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	J, K		WW	0.1	mA
	Input Voltage		Clear			0.3	
		WWW.	Preset			0.3	
		W.100	Clock			0.4	

2

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

> N.COM.TW Joy.COM.TW 100Y.COM.TW

	ical Characteristic		erwise noted	l) (Continu	ed)		
Symbol	Parameter	Conditions		Min	Typ (Note 1)	Мах	Units
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	J, K	NN	1001	20	NT.
		W.100 X.COM.1	Clear			60	μA
	TW WW		Preset			60	μη
			Clock	1	N. T.	80	1.1
ί _L	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	J, K		. WW.	-0.4	mA
			Clear			-0.8	
	WILL WAR	WW. LOW	Preset		MW.	-0.8	
	ON.1	00 W.100	Clock		N WIT	-0.8	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20	MM	-100	
Icc	Supply Current	V _{CC} = Max (Note 3)	ON		4	6	mA

WWW.100Y.COM.TW

WW.100Y.COM.TW

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	NTN STR	From (Input) To (Output)	1.0	1001			
	Parameter		C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1.100
f _{MAX}	Maximum Clock Frequency	N.V.	30	T.M	25	VI.	MHz
^t PLH	Propagation Delay Time Low to High Level Output	Preset to Q	1007.0	20	N	24	ns
tPHL	Propagation Delay Time High to Low Level Output	Preset to Q	1.100%	20	LM	28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q	W.100	20	TW	24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q	W.10	20	1.1	28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q	WW.I	20	MIL	24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q	MMN.	20	ONT.	28	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where Vo = 2.25V and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock is grounded. bes. MAN 1001.VAN WWW.100Y.COM


3

WWW.





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



WWW.100Y.COM.TW

00X.COM.TW

WW.100Y.COM.TW

5

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

