

March 1998

DM74LS161A/DM74LS163A Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The LS161A and LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur, regardless of the logic level of the clock. These counters feature a fully independent clock circuit.


These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW

Connection Diagram

Dual-In-Line Package



Order Numbers 54LS161ADMQB, 54LS161AFMQB, 54LS161ALMQB, 54LS163ADMQB, 54LS163AFMQB, 54LS163ALMQB, DM54LS161AJ, DM54LS161AW, DM54LS163AJ, DM54LS163AW, DM74LS161AM, DM74LS161AN, DM74LS163AM or DM74LS163AN

See Package Number E20A, J16A, M16A, N16E or W16A

WWW.100Y.COM.TW WWW.100Y.COM.TW **Absolute Maximum Ratings** (Note 1)

Supply Voltage 7V Input Voltage

WWW.100Y.COM.TW

DM54LS and 54LS DM74LS Storage Temperature Range

-55°C to +125°C 0°C to +70°C -65°C to +150°C

> LCOM.TW Y.COM.TW Joy.COM.TW

W.100Y.COW.T

W.100Y.COM.

WW.100Y.COM

Recommended Operating Conditions

Symbol	P	arameter	DM54LS161A		1A	D	Units		
	TW WWW.		Min	Nom	Max	Min	Nom	Max	
V _{cc}	Supply Voltage	TIMW.I	4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input	Voltage	2	1.1.		2	W.100	_ <0	V
V _{IL} CU	Low Level Input \	/oltage	V.Co.	W.	0.7	MAIN	40	0.8	V
I _{OH}	High Level Outpu	t Current	- c0	Mrs	-0.4	-11	11.10	-0.4	mA
l _{OL}	Low Level Output	t Current	10 1.	TI	4	M.	-x11	8	mA
f _{CLK}	Clock Frequency	(Note 2)	0	Dr.	25	0	MAL	25	MH
	Clock Frequency	(Note 3)	0	OM.	20	0	-TVV	20	MH:
t _w	Pulse Width	Clock	20	6	TW	20	6	- 100X	ns
	(Note 2)	Clear	20	9	-31	20	9	1.10	
	Pulse Width	Clock	25		CLIN	25	A	x 100	ns
	(Note 3)	Clear	25	COR	W	25	WW	44	
t _{su}	Setup Time	Data	20	8	Mir	20	8	11.10	-7 (
11.	(Note 2)	Enable P	25	17		25	17	-11	ns
	COM	Load	25	15	Diaz	25	15	MAN	
	Setup Time	Data	20	10 2.	om^{3}	20	77	-111	loo,
	(Note 3)	Enable P	30	J. Vool	, O	30		444	ns
	700 r. COM	Load	30	Inn	COM	30		-TXVV	
t _H	Hold Time	Data	0	-3		0	-3	Al .	ns
	(Note 2)	Others	0	-3	1 COR	0	-3	WW	
	Hold Time	Data	5	1100	- an	5			ns
	(Note 3)	Others	5	400	N.C.	5		MA	
t _{REL}	Clear Release Ti	me (Note 2)	20	M.In.	-7 C(20	* I	_ <1	ns
W	Clear Release Tir	me (Note 3)	25	-311	101.	25	144	- 14	ns
T _A	Free Air Operatin	g Temperature	-55	MAN	125	0	N.	70	°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5.5V. Note 3: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5.5V.

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA	414	-110	DA'S	-1.5	V
V _{OH} High Level Voltage	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
4		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	

WWW.100Y.COM.TV

WWW.100Y.COM.TW WWW.100Y.COM.TW 'LS161 Electrical Characteristics (Continued)

WWW.100Y.COM.TW

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
4 CO	Input Current @ Max	V _{CC} = Max	Enable T	4	NAME	0.2	75.
	Input Voltage	V _I = 7V	Clock			0.2	_ mA
	W	MM	Load		MM.	0.2	
00 -	OM.	, TANNITO	Others		TANN.	0.1	$C_{\mathbf{O}_{D_{A}}}$
l _{iH}	High Level Input	V _{CC} = Max	Enable T		NN '	40	
	Current	V _I = 2.7V	Clock		WWW	40	μA
1700 r COM:1	COM:	W.100 x	Load	-1		40	
	WT. WILLIAM	1/	Others	N	1/1/4	20	7.0
ILV . 100	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	Enable T		TAL V	-0.8	
			Clock	F 4.	7	-0.8	mA
MAN COM	OV.COM		Load		N.	-0.8	
-TXV.1	M. COM.		Others			-0.4	- V
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 5)	DM74	-20		-100	
ссн	Supply Current with Outputs High	V _{CC} = Max (Note 6)		Mil	18	31	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max (Note 7)	.100 X.C	OM	19	32	mA

Note 4: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 7: I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

'LS161 Switching Characteristics

	WWW.	From (Input) To (Output)	$R_L = 2 k\Omega$					
Symbol	Parameter		C _L =	15 pF	C _L = !	Units		
	M 1, 1007.		Min	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency		25	100	20		MHz	
t _{PLH}	Propagation Delay Time	Clock to		25	-1 CON	30	ns	
	Low to High Level Output	Ripple Carry	1/1/1	100	7.0			
t _{PHL}	Propagation Delay Time	Clock to	- 1	30	of Co.	38	ns	
	High to Low Level Output	Ripple Carry		- W.10	M 7.			
t _{PLH}	Propagation Delay Time	Clock to Any Q		22	W.Y.C.	27	ns	
	Low to High Level Output	(Load High)			-7 C		* I	
t _{PHL}	Propagation Delay Time	Clock to Any Q		27	1002.	38	ns	
	High to Low Level Output	(Load High)			·Voo		W	
t _{PLH}	Propagation Delay Time	Clock to Any Q		24	1.100	30	ns	
	Low to High Level Output	(Load Low)	N	11/1/1	1005		TW	
t _{PHL}	Propagation Delay Time	Clock to Any Q	-1	27	M.r	38	ns	
	High to Low Level Output	(Load Low)	. // /		10U			
t _{PLH}	Propagation Delay Time	Enable T to	TV	14	Maria	27	ns	
	Low to High Level Output	Ripple Carry	. 1					
t _{PHL}	Propagation Delay Time	Enable T to	WIL	15		27	ns	
	High to Low Level Output	Ripple Carry	17.					
t _{PHL}	Propagation Delay Time	Clear to		28		45	ns	
	High to Low Level Output	Any Q						

Datas		navatina Candit		WWW.100				COMIL			
Symbol	1	perating Condit		M54LS16	34	1100,	M74LS16	3 4	Ur		
Cymbol	1/1/1/1	diameter (Min	Nom	Max	Min	Nom	Max	0		
V _{cc}	Supply Voltage	MAN. CO.	4.5	5	5.5	4.75	5	5.25	١,		
V _{IH}	High Level Input	Voltage	2	1	- 11	2	- ≤7 C	OM.	«XIV		
V _{IL}	Low Level Input		1.1.	1	0.7		00 -	0.8	V		
I _{OH}	High Level Outpu		11		-0.4	MAN	LOOY!	-0.4	m		
I _{OL}	Low Level Outpu	<u> </u>	OM.,		4	Win	.10	8	m.		
f _{CLK}	Clock Frequency	(Note 8)	0	LA	25	0	1003	25	MH		
	Clock Frequency	(Note 9)	0	-CVV	20	0	00	20	MH		
t _W	Pulse Width	Clock	20	6		20	6	- 00	n		
	(Note 8)	Clear	20	9		20	9	21.0	1		
	Pulse Width	Clock	25	N.Y.	CI .	25	Miss	N.C	n		
	(Note 9)	Clear	25	1.1		25	TXV.	00 -	OV		
t _{su}	Setup Time	Data	20	8	W	20	8	. On Y.			
	(Note 8)	Enable P	25	17	-=1	25	17	100	ns		
	TI	Load	25	15	IM	25	15	11007			
	Setup Time	Data	20	$CO_{D_{2}}$	- N	20		00	Z.CV		
	(Note 9)	Enable P	30	400	1.1.	30	1	W.Inc	ns		
11	V.Co.	Load	30		TI	30	1/1/1/	110	N.		
t _H	Hold Time	Data	0	-3	Nr.	0	-3	1110	ns		
	(Note 8)	Others	0	-3		0	-3	_ vi11	00 -		
	Hold Time	Data	5	av.C		5	N/	M	ns		
1N.1	(Note 9)	Others	5		O_{Mr} ,	5			70		
t _{REL}	Clear Release Ti		20	1007.		20		1	n:		
TWW.	Clear Release Ti		25	- ANV	$CO_{h_{x}}$	25			n		
T _A	Free Air Operatin	g Temperature	-55	100 -	125	0		70	1 00		

'LS163 Electrical Characteristics

Symbol	Parameter	Condition	ns	Min	Typ (Note 10)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA	100	40	M.T.	-1.5	V
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		- 11
V _{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54	101.	0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	-0V.	0.35	0.5	V
	W 1 100	I _{OL} = 4 mA, V _{CC} = Min	DM74	100	0.25	0.4	1
l _i	Input Current @ Max	V _{CC} = Max V _I = 7V	Enable T	1007		0.2	mA
	Input Voltage		Clock, Clear	. 1.0	1 COM	0.2	
	1/1/1/		Load	100	Mor	0.2	
	MW.	ON COM	Others	11.	M.Co.	0.1	1
I _{IH}	High Level Input	V _{CC} = Max	Enable T	11.10	0	40	
	Current	V _I = 2.7V	Load			40	μA
	VVV	To COMP.	Clock, Clear			40	1
		1100Y.	Others			20	1

WWW.100Y.COM.TV

WWW.100Y.COM.TW WWW.100Y.COM.TW 'LS163 Electrical Characteristics (Continued)

WWW.100Y.COM.TW

					4 1 1 1 1		
Symbol	Parameter	Con	nditions	Min	Typ (Note 10)	Max	Units
I _{IL}	Low Level Input	V _{CC} = Max	Enable T	47	MM	-0.8 -0.8 -0.8 -0.4 -100	12.
	Current	$V_1 = 0.4V$	Clock, Clear	4	-1W.W		mA
	OH- TW	WWW	Load	4	N. N.		- ~ 1
	OM.	. TOO	Others				${\sf CO}_{N_2}$
los	Short Circuit	V _{CC} = Max	DM54	-20	NA .		mA
	Output Current	(Note 11)	DM74	-20	MINA	-100	\mathbb{C}_{Ω_r}
I _{CCH}	Supply Current with	V _{CC} = Max	ON.	r	18	31	mA
	Outputs High	(Note 12)			1/1/1/	100	1.0
I _{CCL}	Supply Current with	V _{CC} = Max	TAL COMP.	(XI	18	32	mA
	Outputs Low	(Note 13)		4.4	Na .	-xxi 10	A z.

Note 10: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 11: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 12: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 13: ICCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

'LS163 Switching Characteristics at V_{CC} = 5V and T_A = 25°C


	1004.0	From (Input) To (Output)	$R_L = 2 k\Omega$					
Symbol	Parameter		C _L = 15 pF		C _L = 9	50 pF 🦽	Units	
N.			Min	Max	Min	Max	TIV.	
f _{MAX}	Maximum Clock Frequency	N W	25	N.Co.	20		MHz	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		25	WTM	30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry	MAN	30	OM.TV	38	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load High)	MM	22	COM.T	27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load High)	WW	27	COM.	38	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load Low)	WV	24	N.COM	30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load Low)	W	27	O.Y.CO.	38	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		14	100 X .C.	27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry	Í	15	1002.	27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q (Note 14)	N	28	N.1002	45	ns	

Note 14: The propagation delay clear to output is measured from the clock input transition. MMM.100X.COM;



WWW.100Y.COM.TW **Parameter Measurement Information**

Switching Time Waveforms




Note 15: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_f \leq$ 10 ns. $t_f \leq$ 10 ns. Vary PRR to measure f_{MAX}.

Note 16: Outputs Q_D and carry are tested at t_{n+16} where t_n is the bit time when all outputs are low.

Note 17: V_{REF} = 1.5V.

Switching Time Waveforms




Note 18: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_r \leq 6$ ns. $t_f \leq 6$ ns. Vary PRR to measure f_{MAX}.


WWW.100Y.COM. Note 19: Enable P and enable T setup times are measured at t_{n+0}. WWW.100Y.COM.TW

Note 20: $V_{REF} = 1.3V$.


WW.100Y.COM




- (2) Preset to binary twelve
- (3) Count to thirteen, fourteen, fifteen, zero, one, and two
- (4) Inhibit




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)






16-Lead Small Outline Molded Package (M)
Order Number DM74LS161AM or DM74LS163AM
Package Number M16A



16-Lead Molded Dual-In-Line Package (N)
Order Numbers DM74LS161AN, DM74LS163AN
Package Number N16E

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Ceramic Flat Package (W)
Order Numbers 54LS161AFMQB, 54LS163AFMQB,
DM54LS161AN or DM54LS163AW
Package Number W16A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.