Http://www. 100y. com. tw



August 1986 Revised April 2000

DM74LS164 8-Bit Serial In/Parallel Out Shift Register

General Description

These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the LOW-to-HIGH level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

Features


- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear
- Typical clock frequency 36 MHz
- Typical power dissipation 80 mW

Ordering Code:

Order Number Package Number		Package Description
DM74LS164M M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow	
DM74LS164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

	-111	Inputs			7. 7	Outp	outs	
V	Clear	Clock	Α	В	Q _A	Q _B		Q_H
	L	X	Χ	X	N.T	- L		L
	Н	LIO	Χ	Χ	Q _{A0}	Q_{B0}		Q_{H0}
	H	1	H	H	Н	Q_{An}		Q_{Gn}
	Н	1	L	Х	L	Q_{An}		Q_Gn
	H	1	X	L	L	Q_{An}		Q_Gn


- H = HIGH Level (steady state)
- L = LOW Level (steady state)
- X = Don't Care (any input, including transitions)
- ↑ = Transition from LOW-to-HIGH level
- $\mathbf{Q_{A0}},\,\mathbf{Q_{B0}},\,\mathbf{Q_{H0}}=\text{The level of }\mathbf{Q_{A}},\,\mathbf{Q_{B}},\,\text{or }\mathbf{Q_{H}},\,\text{respectively, before the}\\ \text{indicated steady-state input conditions were established}.$

 Q_{An} , Q_{Gn} = The level of Q_A or Q_G before the most recent \uparrow transition of the clock; indicates a one-bit shift.

S164 DM74L WWW.100Y


WWW.10

WWW.1



Timing Diagram

DOY.COM.TW



Http://www. 100y. com. tw

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0° C to $+70^{\circ}$ C

Operating Free Air Temperature Range 0° C to $+70^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" tables will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	M. Inc.	2	- 41		VCO
V _{IL}	LOW Level Input Voltage		1.0	A	0.8	100 V
I _{OH}	HIGH Level Output Current		of COR.		-0.4	mA
I _{OL}	LOW Level Output Current		MOD		8	mA
f _{CLK}	Clock Frequency (Note 2)		0	TW	25	MHz
t _W	Pulse Width	Clock	20	-11	-31/1/	W
	(Note 2)	Clear	20	William		ns
t _{SU}	Data Setup Time (Note 2)	Data Setup Time (Note 2)		W	11	ns
t _H	Data Hold Time (Note 2)		5	Mr.	-1	ns
t _{REL}	Clear Release Time (Note 2)		30	7177	14	ns
T _A	Free Air Operating Temperature		0	Oh	70	°C

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	(0)	1. 1	-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4	ίΤ.	٧
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	00 J. C	0.35	0.5	V
	M 1 1007.	I _{OL} = 4 mA, V _{CC} = Min	100 -	0.25	0.4	
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$	· Vac		0.1	mA 🦪
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$	1100	anM.	20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$	4001		-0.4	mA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 4)	-20	CON	-100	mA
I _{CC}	Supply Current	V _{CC} = Max (Note 5)	-1100	16	27	mA

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 5: I_{CC} is measured with all outputs OPEN, the SERIAL input grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR input.

Switching Characteristics


at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

Symbol	M. M.	From (Input) To (Output)		11.41			
	Parameter		C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25				MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Output	N	27		30	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Output		32		40	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Output		36		45	ns

Http://www. 100y. com. tw



MMM.100X.



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

WWW.100Y.CO