
Http://www. 100y. com. tw



June 1989

DM74LS293 4-Bit Binary Counter

General Description

The 'LS293 counter is electrically and functionally identical to the 'LS93. Only the arrangement of the terminals has been changed for the 'LS293.

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-eight.


All of these counters have a gated zero reset.

To use the maximum count length (four-bit binary) of these counters, the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table.

Features

- GND and V_{CC} on Corner Pins (Pins 7 and 14 respectively)
- Typical power dissipation 45 mW
- Count frequency 42 MHz

Connection Diagram



See NS Package Number M14A or N14A

Http://www. 100y. com. tw

WWW.100Y.COM.TW **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V

Operating Free Air Temperature Range DM74LS

 0° C to $+70^{\circ}$ C

WWW.100Y.COM.TW

Storage Temperature Range

VWW.100Y.COM.TW

-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	WW.Lo		DM74LS293		Units
Symbol	Parameter	100	Min	Nom	Max	1.1011113
V _{CC}	Supply Voltage	NW	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	TWW.I	2	T.V.	WW	V
V _{IL}	Low Level Input Voltage	- TXV 1	90 r.	Will	0.8	V.V.
loh	High Level Output Current	MM	OUT.	TIN	-0.4	mA
loL	Low Level Output Current		~ C	Diar.	8	mA
f _{CLK}		A to Q _A	100	OMIT	32	MHz
	(Note 1)	3 to Q _B	0		16	WII 12
fCLK		A to Q _A	0	COA	20	MHz
	(Note 2)	3 to Q _B	0	COM	10	1711 12
t _W	Pulse Width A	4	15	Y.C.	L.M.	MA
	(Note 6)	3	30	A COM.	-NV	ns
	100 x. O.M. T.	Reset	15	CON		
t _{REL}	Reset Release Time (Note 6)		25	101.C	TW	ns
TA	Free Air Operating Temperatu	re	0	CO	70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	WV	144.	W.Co.	-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	W	2.7	3.4	MITW	٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	1	MM.	0.35	0.5	V
	WW.	$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$			0.25	0.4	W
II	Input Current @ Max	V _{CC} = Max	Reset	- 131	N.Too	0.1	-33
	Input Voltage	$V_{l} = 7V$	Α	1/1/4	-1 100 X	0.2	mA
	WW	N. T. COMP.	В	WW	44	0.2	TW
I _{IH}	High Level Input	V _{CC} = Max	Reset	-11	111.100	20	1.0 2
	Current	$V_{l} = 2.7V$	Α	M	100	40	μΑ
	N.	MM. To COM	В	V	M. M.	40	T
I _{IL}	Low Level Input	V _{CC} = Max	Reset		TINN.I	-0.4	Mr.
	Current	$V_I = 0.4V$	Α		M T	-2.4	mA
		MAN. T. CO.	В		MAL	-1.6	Or
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 4)	MATY	-20	WWW	-100	mA
Icc	Supply Current	V _{CC} = Max (Note 5)	OMr.	· sī	9	15	mA

N.COM.TW JOY.COM.TW LOOY.COM.TW .100Y.COM.TW W.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100Y.COM.TW Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

WWW.100Y.COM.TW

100Y.COM.TW

VWW.100Y.COM.TW

MIN	W 10	From (Input)		$R_L =$	$2 k\Omega$	COM	
Symbol	Parameter	To (Output)	C _L =	15 pF	C _L =	50 pF	Units
OM	WW. I	To (Output)	Min	Max	Min	Max	TV
t _{MAX}	Maximum Clock	A to Q _A	32		20	-1 CO	MHz
	Frequency	B to Q _B	16		10	101.	W.1
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A	M.TW	16		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A	OM.TW	18	WWW	30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _D	OMIT	70	WW	87	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _D		70	WV	93	ns
^t PLH	Propagation Delay Time Low to High Level Output	B to Q _B	Y.CON	16	W	23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B	ON.CO	21		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C	ON TO	32	ĺ	48	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _C	100Y.C	35	N	53	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D	W.100Y	51	LA	71	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D	W.100	51	JAN	71	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40	TW	53	ns

Note 3: All typicals are at $V_{CC}=5V$, $T_A=25^{\circ}C$.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: I_{CC} is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded. WWW.100Y.COM.

WWW.100X.COM. Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$. WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y

WWW.100Y.COM.TW

WWW.1001.COM.TW

WW

WWW.100X.COM.TW

WWW.190Y.COM.TW

WWW. DOY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

W.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW **Function Tables**

VWW.100Y.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW


	N	Out	puts	M.Co.	Ke	set/C
Count	QD	Q _C	Q _B	Q _A	Reset Inputs	
0	1	14/1	-KI 1	10 3.	R0(1) R0(2	2)
G _N	- L	L «X	11/2	H.C	H H	
2	1 1	Ē	HON	100	L X	
3	L	L 🔨	Н	H	X	
4	L	Н	L	1.14c	H = High Level, L = Lo	ow Lev
5	L	Н	L	Н	The Thight Lovel, E. L.	OW LOV
6	N. L	Н	Н	N.L		
7	L	Н	Н	_H 00		
8	H	. L	L	L		
9	Н	L		H 1()		
10	Н	L	H	L		
11	Н	L	Н	H		
12	H	Н	L	L		
13	H	H	L	H		
14	CH	H	Н	L		
< 15 W	H	Н	Н	H		

WWW.100 Reset/Count Truth Table

R0(1) R0(2) Q _D Q _C Q _B	_			_	~~	- 6.5	_	N.,	4		-		et In	
HOW H SET L COLC	Q,	Q	ď		Q_{B}	JU	C	Q		Q_D	2)	R0(2		(1)
	L	L			L		L	L		L		Н		
L X COUNT					ΙT	U	CC					Χ		1
X L COUNT														

Note C: Output QA is connected to input B.

Logic Diagram WWW.100



TI /F/6423-2

Note: The J and K inputs shown without connection are for reference only and are functionally at a high level.

WWW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW Physical Dimensions inches (millimeters) WWW.100Y

DY.COM.TW


OOY.COM.TW


VWW.100Y.COM.TW


MMM.100

WWW.100Y.COM.TW

100Y.COM.TW








WWW.100Y.COM.TV

14-Lead Small Outline Molded Package (M) WWW.100Y.COM.TW Order Number DM74LS293M NS Package Number M14A WWW.100Y.COM.TW

X.COM.TW

Physical Dimensions inches (millimeters) (Continued)



14-Lead Molded Dual-In-Line Package (N) Order Number DM74LS293N NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

