

April 1986 Revised March 2000

DM74LS373 • DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74LS373 are transparent Dtype latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM74LS374 are edge-triggered D-type flip flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs


Features


- Choice of 8 latches or 8 D-type flip-flops in a single package
- 3-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P inputs reduce D-C loading on data lines

Ordering Code:

M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
	N20A M20B M20D

Connection Diagrams





Function Tables

DM74LS373


Output Control	Enable G	D	Output
F CO.	Н	Н	H
1005	Н	L	L _x 1
LV C	LOW	X	Q_0
N.10H	X	Х	Z

DM74LS374


Output Control	Clock	D	Output	1
1 CCF	1	H	H.	1
- LW	1	L	1 L	1
Y.CL	TW L	X	Q_0	4
нОМ	X	X	Z	l

X = Don't Care

Logic Diagrams



DM74LS374 Positive-Edge-Triggered Flip-Flops



H = HIGH Level (Steady State)

L = LOW Level (Steady State)

Z = High Impedance State

 $[\]uparrow$ = Transition from LOW-to-HIGH level

Q₀ = The level of the output before steady-state input conditions were established.

Http://www. 100y. com. tw

WWW.100Y.COM.TW WWW.100Y.COM.TW Absolute Maximum Ratings(Note 1)

Supply Voltage 7V 7V Input Voltage Storage Temperature Range -65°C to +150°C Operating Free Air Temperature Range 0°C to +70°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74LS373 Recommended Operating Conditions

WWW.100Y.COM.TW

Syml	bol Parame	eter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	1003	4.75	5	5.25	V V
V _{IH}	HIGH Level Input Voltag	ge	2		All Ala	V
V _{IL}	LOW Level Input Voltag	e	COM.		0.8	V, CO
I _{OH}	HIGH Level Output Curr	rent	7.0	I_{M}	-2.6	mA
I _{OL}	LOW Level Output Curr	ent	A CON		24	mA
t _W	Pulse Width	Enable HIGH	15	1.1	- 1	ns
NN.	(Note 3)	Enable LOW	15	WT	11/4	115
t _{SU}	Data Setup Time (Note	2) (Note 3)	5↓	Mr.	-377	ns
t _H	Data Hold Time (Note 2) (Note 3)	20↓		77	ns
T _A	Free Air Operating Tem	perature	0	Ob TW	70	°C °
						4 1 1 1 1

Note 2: The symbol (↓) indicates the falling edge of the clock pulse is used for reference.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

DM74LS373 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA	10 1.	1.1.	-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.1		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	1.100X.C	0.35	0.5	V
	WW.	I _{OL} = 12 mA, V _{CC} = Min	1007.	-11	0.4	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$	N	COA.	0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$	1007.	100	20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$	Miss	LCOR.	-0.4	mA
I _{OZH}	Off-State Output Current with HIGH Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$	111.100	V.CON	20	μА
I _{OZL}	Off-State Output Current with LOW Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$	M. Too	N.CO	-20	μА
Ios	Short Circuit Output Current	V _{CC} = Max (Note 5)	-50	- ((-225	mA
I _{CC}	Supply Current	$V_{CC} = Max, OC = 4.5V,$ $D_n, Enable = GND$	WW.	24	40	mA
Note 4: All	typicals are at V _{CC} = 5V, T _A = 25°C.		ed one second.	24	40	J

WWW.100Y.COM.TW Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second. WWW.100Y.COM.

WW.100Y.COM.TV

DM74LS373 Switching Characteristics

WWW.100Y.COM.TW

$M_{i,I_{i,I_{i}}}$	V and T _A = 25°C	a. COM.	$R_L = 667\Omega$				
Symbol	Parameter	From (Input) To (Output)	C _L = 45 pF		C _L = 150 pF		Units
	· WW.		Min	Max	Min	Max	TXN
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Data to Q	J	18	W.100	26	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Data to Q		18	MM.To	27	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Enable to Q		30	MMT	38	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Enable to Q	TW	30	MMM	36	ns
^t PZH	Output Enable Time to HIGH Level Output	Output Control to Any Q	NTN	28	MMA	36	ns
t _{PZL}	Output Enable Time to LOW Level Output	Output Control to Any Q	MIN	36	MM	50	ns
рнг	Output Disable Time from HIGH Level Output (Note 6)	Output Control to Any Q	OM.T	20	W	M.10	ns
PLZ	Output Disable Time from LOW Level Output (Note 6)	Output Control to Any Q	COM	25	N.	WW.1	ns

DM74LS374 Recommended Operating Conditions

Symbol	Parameter	N. T.	Min	Nom	Max	Units
V _{CC}	Supply Voltage	THE WITH	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	44	2	COMP		V
V _{IL}	LOW Level Input Voltage		4007	T	0.8	V
I _{OH}	HIGH Level Output Current		M.In.	COM	-2.6	mA
I _{OL}	LOW Level Output Current		-x1 100	.Mo.	24	mA
t _W	Pulse Width Clo	ck HIGH	15	V.Com		MM
	(Note 8)	ck LOW	15	COM	. 2	ns
t _{SU}	Data Setup Time (Note 7) (Note 8)		20↑	10 A	177	ns
t _H	Data Hold Time (Note 7) (Note 8)		11	CO		ns
TA	Free Air Operating Temperature		0	100 >.	70	°C

Note 8: $T_A = 25$ °C and $V_{CC} = 5V$. WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

WWW.100Y.COM.TW WWW.100Y.COM.TW **DM74LS374 Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

WWW.100Y.COM.TW


Symbol	Parameter	Conditions	Min	Typ (Note 9)	Max	Units
V_{I}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$		VIN TO	-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.1	001.	O V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	CO
	TIN WY	I _{OL} = 12 mA, V _{CC} = Min		0.25	0.4	
4 27 CI	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 7V		WW	0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$		- 1	20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$		41/4	-0.4	mA
l _{ozh}	Off-State Output Current with HIGH Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$	N	W	20	μА
l _{OZL}	Off-State Output Current with LOW Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$	rW.	N	-20	μА
los	Short Circuit Output Current	V _{CC} = Max (Note 10)	-50	<	-225	mA
I _{CC} 4 0	Supply Current	$V_{CC} = Max$, $D_n = GND$, $OC = 4.5V$	3.4	27	45	mA


WWW.100

DM74LS374 Switching Characteristics


	COMP.	$R_L = 667\Omega$				
Symbol	Parameter	C _L = 4	45 pF	C _L =	Units	
	W. COLLEGE WAY	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	35	CON	20		MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	W.100	28	LTW	32	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	W.100	28	$W_{J,J,J}$	38	ns
t _{PZH}	Output Enable Time to HIGH Level Output	WW.10	28	$O_{M,1}$	44	ns
t _{PZL}	Output Enable Time to LOW Level Output	WW.	28	$CO_{M^{-1}}$	44	ns
t _{PHZ}	Output Disable Time from HIGH Level Output (Note 11)	MMM	20	COM	TW	ns
t _{PLZ}	Output Disable Time from LOW Level Output (Note 11)	WW	25	Y.COB	WI	ns

Http://www. 100y. com. tw





Http://www. 100y. com. tw



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.