特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

AIRCHILD

WWW.100Y.CON

SEMICONDUCTOR

August 1986 **Revised March 2000**

DM74LS73A **Dual Negative-Edge-Triggered Master-Slave** J-K Flip-Flops with Clear and Complementary Outputs


General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J and K inputs is allowed to change while the clock is HIGH or LOW without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the levels of the other inputs.

Ordering Code:

Order Number Package Number		Package Description				
DM74LS73AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow				
DM74LS73AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Connection Diagram



Function Table

1 V V	Input	Outputs					
CLR	CLK	J	K	Q	Q		
NE	X	Х	Х	NL.	Н		
H	\downarrow	ŁĊ	OĽ	Q ₀	\overline{Q}_0		
н	410	н	_ L	H	L		
H	\downarrow	E.	H	W1	н		
н	\downarrow	Н	H	Toggle			
н	Н	x	x	$Q_0 \overline{Q}_0$			

Logic

L = LOW Logic Level X = Either LOW or HIGH Logic Level

 \downarrow = Negative going edge of pulse.

 Q_0 = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse. WW.100Y.COM

© 2000 Fairchild Semiconductor Corporation DS006372 www.fairchildsemi.com

Http://www.100y.com.tw

WWW.100Y.COM.TW WWW.100Y.COM.TW DM74LS73A

Absolute Maximum Ratings(Note 1)

WWW.100Y.COM.TW

Supply Voltage	7V	
Input Voltage	7V	
Operating Free Air Temperature Range	0°C to +70°C	
Storage Temperature Range	-65°C to +150°C	

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. WWW.100

Recommended Operating Conditions

Symbol	Pa	rameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	1001.	4.75	5	5.25	V
VIH	HIGH Level Input Voltage		2	V	N AD	V
VIL	LOW Level Input Voltage		COMP	1	0.8	V
I _{OH}	HIGH Level Output Current		The		-0.4	mA
I _{OL}	LOW Level Output Current		COM	N/	8	mA
CLK	Clock Frequency (N	Note 2)	0		30	MHz
CLK	Clock Frequency (N	Note 3)	0	W7	25	MHz
tw	Pulse Width	Clock HIGH	20		VW	ns
	(Note 2)	Preset LOW	25	1.1	A	
	ON	Clear LOW	25	W.	N/V	
W	Pulse Width	Clock HIGH	25	1.1	~	ns
	(Note 3)	Preset LOW	30	WT a	N.	
	CON	Clear LOW	30	New York	~N	
SU	Setup Time (Note 2)(Note 4)		20↓	M.T.		ns
SU	Setup Time (Note 3	B)(Note 4)	25↓	WT.		ns
ч	Hold Time (Note 2)(Note 4)		01	COMP	≪Ĩ.	ns
^t H	Hold Time (Note 3)	(Note 4)	5↓	LAG	0	ns
TA	Free Air Operating	Temperature	0	1 COm	70	°C

Note 4: The symbol (J) indicates the falling edge of the clock pulse is used for reference. WWW.100Y.COM.TW

Http://www. 100y. com. tw

					001.5 1007.	胜特力 Htt	电子(深 p://wv
	rical Characterist		noted)	WW	W.100	V.CON	I.TW
Symbol	Parameter	Condition		Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			1.17	-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	N.T.W	2.7	3.4	1001.0	OV.
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	MIN		0.35	0.5	CQM
NY.CO	NTN I	$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	T.I.		0.25	0.4	
	Input Current @ Max	V _{CC} = Max	J, K		N W	0.1	
00x.~	Input Voltage	V ₁ = 7V	Clear			0.3	mA
	TW TW	You WW	Clock			0.4	1.
IIH	HIGH Level	V _{CC} = Max	J, K	-1	-1	20	-16
V.	Input Current	V _I = 2.7V	Clear		N	60	μA
1.100			Clock		-	80	
IL N	LOW Level	V _{CC} = Max	J, K	T.A.	N N	-0.4	100 F.
1.100	Input Current	$V_{I} = 0.4V$	Clear	A.		-0.8	mA
-10	M.W.	N 10	Clock			-0.8	1.100
IOS	Short Circuit Output Current	V _{CC} = Max (Note 6)	N.CO.	-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 7)			4	6	mA

WWW.100Y.COM

Note 5: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state, an equivalent test may be performed where Vo = 2.125V with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.


Note 7: With all outputs OPEN, I_{CC} is measured with the Q and Q outputs HIGH in turn. At the time of measurement, the clock is grounded. NWW.I

Switching Characteristics


Symbol	Parameter	From (Input) To (Output)	1	A			
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
MAX	Maximum Clock Frequency	1 11	30		25		MHz
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q	WWW	20	20Mr.	28	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clear to Q	WW	20	COM	24	ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q or Q	WW	20	Y.CO.	24	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q or \overline{Q}	W	20	07.00	28	ns

www.fairchildsemi.com

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



www.fairchildsemi.com