

August 1986 Revised March 2000

### DM74LS74A

# **Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs**

#### **General Description**


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is LOW or HIGH without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### **Ordering Code:**

Order Number Package Number		Package Description
DM74LS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS85ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**



#### **Function Table**

- 1	Inp	uts	ON!	Out	puts
PR	CLR	CLK	D	Q	Q
L	Н	X	X	Н	L
Н	LV.	X	X	M-E	H
L	L	X	X	H (Note 1)	H (Note 1)
Н	H	1	Н	O H	L L
Н	Н	10	L	L L	Н
Н	Н	L	X	$Q_0$	$\overline{Q}_0$

- H = HIGH Logic Level
- X = Either LOW or HIGH Logic Level
- L = LOW Logic Level
- ↑ = Positive-going Transition
- $\mathbf{Q}_0 = \text{The output logic level of Q before the indicated input conditions were established.}$

Note 1: This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (HIGH) level.

Http://www. 100y. com. tw

#### Absolute Maximum Ratings(Note 2)

Supply Voltage 7V 7V Input Voltage Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. WWW.100Y.COM

#### **Recommended Operating Conditions**

Symbol	Parameter		Parameter Min Nom			Units	
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V	
V <sub>IH</sub>	HIGH Level Input Voltage		2	1	W. T.	V	
V <sub>IL</sub>	LOW Level Input Voltage		OM	-1	0.8	V	
ОН	HIGH Level Output Current		TI	1	-0.4	mA	
l <sub>OL</sub>	LOW Level Output Current		COM	KN	8	mA	
f <sub>CLK</sub>	Clock Frequency (Note 3)		0		25	MHz	
f <sub>CLK</sub>	Clock Frequency (Note 4)		0		20	MHz	
t <sub>W</sub>	Pulse Width	Clock HIGH	18		VIVIE		
	(Note 3)	Preset LOW	15	L. L.	- Ann	ns	
	$C_{OMr}$	Clear LOW	15		WW	M	
t <sub>W</sub> Pulse Width (Note 4)	Pulse Width	Clock HIGH	25	M. F	- 1	11.10	
	(Note 4)	Preset LOW	20	WILL	1/1/2	ns	
	Clear LOW	20	DIVE.	*N	MM		
tsu	Setup Time (Note 3)(Note 5)		20↑	OM.T.	4	ns	
t <sub>su</sub>	Setup Time (Note 4)(Note 5)		25↑			ns	
t <sub>H</sub>	Hold Time (Note 5)(Note 6)		0↑	COMP.	ī	ns	
	Free Air Operating Tem	0	- 1	70	°C		

WWW.100Y.COM.TW Note 5: The symbol  $(\uparrow)$  indicates the rising edge of the clock pulse is used for reference.

勝 特 力 材 料 886-3-5753170

# WWW.100Y.COM.TW WWW.100Y.COM.TW **Electrical Characteristics**

WWW.100Y.COM.TW

Symbol	Parameter	Condi	tions	Min	Typ (Note 7)	Max	Units
$V_{I}$	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	Mrs		VIV. 10	-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$		2.7	3.4	001.	V
V <sub>OL</sub>	LOW Level Output Voltage				0.35	0.5	CON
	WITE	$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25			
1 T	Input Current @ Max	V <sub>CC</sub> = Max	Data			0.1	
	Input Voltage	$V_I = 7V$	Clock		-41	0.1	mA
	COM.TW	WW.100Y.C	Preset			0.2	IIIA
			Clear			0.2	1
I <sub>IH</sub>	HIGH Level	V <sub>CC</sub> = Max	Data	W	W.	20	10 1.
	Input Current	$V_1 = 2.7V$	Clock	-41		20	- <b>*</b> 1
	TI	M. M.	Clear	1.44	- W	40	μА
	COM		Preset	-111	4	40	- 03
I <sub>IL</sub>	LOW Level	V <sub>CC</sub> = Max	Data	1.7		-0.4	100
	Input Current	V <sub>I</sub> = 0.4V	Clock			-0.4	
			Preset	1.2		-0.8	mA
			Clear	TW.		-0.8	. 46
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 8)	1.100	-20	×1	-100	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 9)	1007		4	8	mA

Note 7: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 8: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where  $V_0 = 2.125V$  with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.


 $\textbf{Note 9:} \ \ \textbf{With all outputs OPEN, I}_{CC} \ \ \textbf{is measured with CLOCK grounded after setting the Q and } \ \overline{\textbf{Q}} \ \ \textbf{outputs HIGH in turn.}$ 

#### **Switching Characteristics**


Symbol	Parameter	From (Input) To (Output)	11	$R_L = 2 k\Omega$			
			C <sub>L</sub> =	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF	
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	Ox.	25	×1 (	20	N.V.	MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q or Q	WWW	25	$CO_{M}$	35	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q or Q	WW	30	I.CON	35	ns
PLH	Propagation Delay Time LOW-to-HIGH Level Output	Preset to Q	WW	25	N.CO	35	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Preset to Q	W	30	OOY.C	35	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clear to Q	V	25	100X.	35	ns
PHL	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q		30	1001	35	ns


Http://www. 100y. com. tw





WWW.100Y.COM.TW





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.