> DS12C887 PRELIMINARY



DS12C887 **Real Time Clock**

FEATURES

WWW.100Y.COM

- Drop-in replacement for IBM AT computer clock/ calendar
- Pin compatible with the MC146818B and DS1287
- Totally nonvolatile with over 10 years of operation in the absence of power
- · Self-contained subsystem includes lithium, quartz, and support circuitry
- · Counts seconds, minutes, hours, days, day of the week, date, month, and year with leap year compensation valid up to 2100
- · Binary or BCD representation of time, calendar, and alarm
- 12- or 24-hour clock with AM and PM in 12-hour mode
- Daylight Savings Time option
- · Selectable between Motorola and Intel bus timing
- Multiplex bus for pin efficiency
- Interfaced with software as 128 RAM locations
 - 15 bytes of clock and control registers
 - 113 bytes of general purpose RAM
- Programmable square wave output signal
- Bus–compatible interrupt signals (IRQ)
- Three interrupts are separately software-maskable and testable
 - Time-of-day alarm once/second to once/day
 - Periodic rates from 122 µs to 500 ms _
 - End of clock update cycle
- Century register

DESCRIPTION

The DS12C887 Real Time Clock plus RAM is designed as a direct upgrade replacement for the DS12887 in existing IBM compatible personal computers to add hardware year 2000 compliance. A century byte was added to memory location 50, 32h, as called out by the PC AT specification. A lithium energy source, quartz crystal, and write-protection circuitry are contained within a 24-pin dual in-line package. As such, the

NWW.I

PIN ASSIGNMENT	
OM.	

мот	1	24	Vcc
NC	2	23	SQW
NC	3	22	NC
AD0	4	21	NC
AD1	5	20	NC
AD2	6	19	IRQ
AD3	7	18	RESE
AD4	8	17	DS
AD5	9	16	NC
AD6	10	15	R/W
AD7	11	14	AS
GND	12	13	CS

24 PIN ENCAPSULATED PACKAGE

PIN DESCRIPTION

2	4 PIN ENCAPSULATED PACKAGE
PIN DESC	RIPTION
AD0-AD7	 Multiplexed Address/Data Bus
NC	– No Connection
МОТ	 Bus Type Selection
CS	- Chip Select
AS	– Address Strobe
R/W	 Read/Write Input
DS	– Data Strobe
RESET	- Reset Input
IRQ	 Interrupt Request Output
SQW	 Square Wave Output
V _{CC}	- +5 Volt Supply
GND	- Ground


DS12C887 is a complete subsystem replacing 16 components in a typical application. The functions include a nonvolatile time-of-day clock, an alarm, a onehundred-year calendar, programmable interrupt, square wave generator, and 113 bytes of nonvolatile static RAM. The real time clock is distinctive in that time-of-day and memory are maintained even in the absence of power.

_____DS12C887

OPERATION

The block diagram in Figure 1 shows the pin connections with the major internal functions of the DS12C887. The following paragraphs describe the function of each pin.





POWER-DOWN/POWER-UP CONSIDERATIONS

The Real Time Clock function will continue to operate and all of the RAM, time, calendar, and alarm memory locations remain nonvolatile regardless of the level of the V_{CC} input. When V_{CC} is applied to the DS12C887 and reaches a level of greater than 4.25 volts, the device becomes accessible after 200 ms, provided that the oscillator is running and the oscillator countdown chain is not in reset (see Register A). This time period allows the system to stabilize after power is applied. When

WWW.10

 V_{CC} falls below 4.25 volts, the chip select input is internally forced to an inactive level regardless of the value of \overline{CS} at the input pin. The DS12C887 is, therefore, write-protected. When the DS12C887 is in a write-protected state, all inputs are ignored and all outputs are in a high impedance state. When V_{CC} falls below a level of approximately 3 volts, the external V_{CC} supply is switched off and an internal lithium energy source supplies power to the Real Time Clock and the RAM memory.

012899 2/17

DS12C887

WWW.100Y.COM.TW SIGNAL DESCRIPTIONS

WWW.100Y.COM.TW

GND, V_{CC} - DC power is provided to the device on these pins. V_{CC} is the +5 volt input. When 5 volts are applied within normal limits, the device is fully accessible and data can be written and read. When V_{CC} is below 4.25 volts typical, reads and writes are inhibited. However, the timekeeping function continues unaffected by the lower input voltage. As V_{CC} falls below 3 volts typical, the RAM and timekeeper are switched over to an internal lithium energy source. The timekeeping function maintains an accuracy of ±1 minute per month at 25°C regardless of the voltage input on the V_{CC} pin.

MOT (Mode Select) - The MOT pin offers the flexibility to choose between two bus types. When connected to

V_{CC}, Motorola bus timing is selected. When connected to GND or left disconnected, Intel bus timing is selected. The pin has an internal pull-down resistance of approximately 20KΩ.

SQW (Square Wave Output) - The SQW pin can output a signal from one of 13 taps provided by the 15 internal divider stages of the Real Time Clock. The frequency of the SQW pin can be changed by programming Register A as shown in Table 1. The SQW signal can be turned on and off using the SQWE bit in Register B. The SQW signal is not available when V_{CC} is less than 4.25 volts typical.

SEI	ELECT BITS REGISTE		RA	t _{PI} PERIODIC	SQW OUTPUT				
RS3	3 RS2 RS1		RS2 RS1 RS0		RS0	INTERRUPT RATE	FREQUENCY		
0	0	0.0	0	None	None				
0	0	0	1	3.90625 ms	256 Hz				
0	0	1	0	7.8125 ms	128 Hz				
0	0 00	1	1	122.070 μs	8.192 kHz				
0	1	0	0	244.141 μs	4.096 kHz				
0 🔨		0	1	488.281 μs	2.048 kHz				
0	11.1	1.0	0	976.5625 μs	1.024 kHz				
0	11	1	01	1.953125 ms	512 Hz				
1	0	0	00	3.90625 ms	256 Hz				
1	0	0	-DM-	7.8125 ms	128 Hz				
1	0	100	0	15.625 ms	64 Hz				
1	0	1 10	1	31.25 ms	32 Hz				
1	1 📢	0	0	62.5 ms	16 Hz				
1	1	0	001.CV	125 ms	8 Hz				
1	1	NIN.	0	250 ms	4 Hz				
1	1	1.1	• 1	500 ms	2 Hz				

COM.TW

WWW.100

PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT EREQUENCY Table 1

012899 3/17

DS12C887

AD0-AD7 (Multiplexed Bidirectional Address/Data Bus) - Multiplexed buses save pins because address information and data information time share the same signal paths. The addresses are present during the first portion of the bus cycle and the same pins and signal paths are used for data in the second portion of the cycle. Address/data multiplexing does not slow the access time of the DS12C887 since the bus change from address to data occurs during the internal RAM access time. Addresses must be valid prior to the falling edge of AS/ ALE, at which time the DS12C887 latches the address from AD0 to AD6. Valid write data must be present and held stable during the latter portion of the DS or WR pulses. In a read cycle the DS12C887 outputs 8 bits of data during the latter portion of the DS or RD pulses. The read cycle is terminated and the bus returns to a high impedance state as DS transitions low in the case of Motorola timing or as RD transitions high in the case of Intel timing.

AS (Address Strobe Input) – A positive going address strobe pulse serves to demultiplex the bus. The falling edge of AS/ALE causes the address to be latched within the DS12C887. The next rising edge that occurs on the AS bus will clear the address regardless of whether \overline{CS} is asserted. Access commands should be sent in pairs.

DS (Data Strobe or Read Input) – The DS/ \overline{RD} pin has two modes of operation depending on the level of the MOT pin. When the MOT pin is connected to V_{CC}, Motorola bus timing is selected. In this mode DS is a positive pulse during the latter portion of the bus cycle and is called Data Strobe. During read cycles, DS signifies the time that the DS12C887 is to drive the bidirectional bus. In write cycles the trailing edge of DS causes the DS12C887 to latch the written data. When the MOT pin is connected to GND, Intel bus timing is selected. In this mode the DS pin is called Read(\overline{RD}). \overline{RD} identifies the time period when the DS12C887 drives the bus with read data. The \overline{RD} signal is the same definition as the Output Enable (\overline{OE}) signal on a typical memory.

R/W (Read/Write Input) – The R/W pin also has two modes of operation. When the MOT pin is connected to V_{CC} for Motorola timing, R/W is at a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/W while DS is high. A write cycle is indicated when R/W is low during DS.

When the MOT pin is connected to GND for Intel timing, the $R\overline{W}$ signal is an active low signal called \overline{WR} . In this

mode the R/W pin has the same meaning as the Write Enable signal (WE) on generic RAMs.

 \overline{CS} (Chip Select Input) – The Chip Select signal must be asserted low for a bus cycle in the DS12C887 to be accessed. \overline{CS} must be kept in the active state during DS and AS for Motorola timing and during \overline{RD} and \overline{WR} for Intel timing. Bus cycles which take place without asserting \overline{CS} will latch addresses but no access will occur. When V_{CC} is below 4.25 volts, the DS12C887 internally inhibits access cycles by internally disabling the \overline{CS} input. This action protects both the real time clock data and RAM data during power outages.

 \overline{IRQ} (Interrupt Request Output) – The \overline{IRQ} pin is an active low output of the DS12C887 that can be used as an interrupt input to a processor. The \overline{IRQ} output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt–enable bit is set. To clear the \overline{IRQ} pin the processor program normally reads the C register. The \overline{RESET} pin also clears pending interrupts.

When no interrupt conditions are present, the \overline{IRQ} level is in the high impedance state. Multiple interrupting devices can be connected to an \overline{IRQ} bus. The \overline{IRQ} bus is an open drain output and requires an external pull–up resistor.

RESET (Reset Input) – The RESET pin has no effect on the clock, calendar, or RAM. On power–up the RESET pin can be held low for a time in order to allow the power supply to stabilize. The amount of time that RESET is held low is dependent on the application. However, if RESET is used on power–up, the time RESET is low should exceed 200 ms to make sure that the internal timer that controls the DS12C887 on power-up has timed out. When RESET is low and V_{CC} is above 4.25 volts, the follow ing occurs:

- A. Periodic Interrupt Enable (PEI) bit is cleared to zero.
- B. Alarm Interrupt Enable (AIE) bit is cleared to zero.
- C. Update Ended Interrupt Flag (UF) bit is cleared to zero.
- D. Interrupt Request Status Flag (IRQF) bit is cleared to zero.
- E. Periodic Interrupt Flag (PF) bit is cleared to zero.
- F. The device is not accessible until RESET is returned high.
- G. Alarm Interrupt Flag (AF) bit is cleared to zero.
- H. IRQ pin is in the high impedance state.
- Square Wave Output Enable (SQWE) bit is cleared to zero.
- J. Update Ended Interrupt Enable (UIE) is cleared to zero.

012899 4/17

DS12C887

WWW.100Y.COM In a typical application RESET can be connected to V_{CC}. This connection will allow the DS12C887 to go in and out of power fail without affecting any of the control registers.

The address map of the DS12C887 is shown in


WWW.100Y.COM.

control and status. All 128 bytes can be directly written or read except for the following:

- 1. Registers C and D are read-only.
- 2. Bit 7 of Register A is read-only.
- 3. The high order bit of the seconds byte is read-only.

Figure 2. The address map consists of 113 bytes of user RAM, 11 bytes of RAM that contain the RTC time, calendar, and alarm data, and four bytes which are used for

The contents of four registers (A,B,C, and D) are described in the "Registers" section.



ADDRESS MAP DS12C887 Figure 2

ADDRESS MAP

TIME, CALENDAR AND ALARM LOCATIONS

The time and calendar information is obtained by reading the appropriate memory bytes. The time, calendar, and alarm are set or initialized by writing the appropriate RAM bytes. The contents of the ten time, calendar, and alarm bytes can be either Binary or Binary-Coded Decimal (BCD) format. Before writing the internal time, calendar, and alarm registers, the SET bit in Register B should be written to a logic one to prevent updates from occurring while access is being attempted. In addition to writing the ten time, calendar, and alarm registers in a selected format (binary or BCD), the data mode bit (DM)

WWW.10

of Register B must be set to the appropriate logic level. All ten time, calendar, and alarm bytes must use the same data mode. The set bit in Register B should be cleared after the data mode bit has been written to allow the real time clock to update the time and calendar bytes. Once initialized, the real time clock makes all updates in the selected mode. The data mode cannot be changed without reinitializing the ten data bytes. Table 2 shows the binary and BCD formats of the ten time, calendar, and alarm locations. The 24-12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected, the high order bit

012899 5/17

WWW.100Y.COM.T WWW.100Y.COM.T DS12C887

of the hours byte represents PM when it is a logic one. The time, calendar, and alarm bytes are always accessible because they are double buffered. Once per second the eleven bytes are advanced by one second and checked for an alarm condition. If a read of the time and calendar data occurs during an update, a problem exists where seconds, minutes, hours, etc. may not correlate. The probability of reading incorrect time and calendar data is low. Several methods of avoiding any possible incorrect time and calendar reads are covered later in this text.

The three alarm bytes can be used in two ways. First. when the alarm time is written in the appropriate hours,

minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The second use condition is to insert a "don't care" state in one or more of the three alarm bytes. The "don't care" code is any hexadecimal value from C0 to FF. The two most significant bits of each byte set the "don't care" condition when at logic 1. An alarm will be generated each hour when the "don't care" bits are set in the hours byte. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minute alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

ADDRESS	DRESS		RAN	RANGE		
LOCATION	FUNCTION	RANGE	BINARY DATA MODE	BCD DATA MODE		
0 00	Seconds	0–59	00–3B	00–59		
1 100	Seconds Alarm	0–59	00–3B	00–59		
2	Minutes	0–59	00–3B	00–59		
3	Minutes Alarm	0–59	00–3B	00–59		
4	Hours-12-hr Mode	1–12	01–0C AM, 81–8C PM	01–12AM, 81–92PM		
	Hours-24-hr Mode	0–23	00–17	00–23		
5	Hours Alarm-12-hr	1–12	01–0C AM, 81–8C PM	01–12AM, 81–92PM		
	Hours Alarm-24-hr	0–23	00–17	00–23		
6	Day of the Week Sunday = 1	1–7	01–07	01–07		
7	Date of the Month	1–31	01–1F	01–31		
8	Month	1–12	01–0C	01–12		
9	Year	0–99	00–63	00–99		
50	Century	19, 20	NA	19, 20		

TIME, CALENDAR	AND ALARM	DATA MODES	Table 2
----------------	-----------	------------	---------

CENTURY REGISTER

The century register at location 32h, is a BCD register designed to automatically load the BCD value 20 as the year register changes from 99 to 00. The MSB of this register will not be affected when the load of 20 occurs and will remain at the value written by the user.

INTERRUPTS

cycle.

The RTC plus RAM includes three separate, fully automatic sources of interrupt for a processor. The alarm interrupt can be programmed to occur at rates from once per second to once per day. The periodic interrupt can be selected for rates from 500 ms to 122 µs. The

They can be used by the processor program as nonvol-

atile memory and are fully available during the update

NONVOLATILE RAM

The 113 general purpose nonvolatile RAM bytes are not dedicated to any special function within the DS12C887.

WWW.10

012899 6/17

DS12C887

WWW.100Y.COM.T update-ended interrupt can be used to indicate to the program that an update cycle is complete. Each of these independent interrupt conditions is described in greater detail in other sections of this text.

WWW.100Y.COM.T

The processor program can select which interrupts, if any, are going to be used. Three bits in Register B enable the interrupts. Writing a logic 1 to an interruptenable bit permits that interrupt to be initiated when the event occurs. A zero in an interrupt-enable bit prohibits the IRQ pin from being asserted from that interrupt condition. If an interrupt flag is already set when an interrupt is enabled, IRQ is immediately set at an active level, although the interrupt initiating the event may have occurred much earlier. As a result, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs, the relating flag bit is set to logic 1 in Register C. These flag bits are set independent of the state of the corresponding enable bit in Register B. The flag bit can be used in a polling mode without enabling the corresponding enable bits. The interrupt flag bit is a status bit which software can interrogate as necessary. When a flag is set, an indication is given to software that an interrupt event has occurred since the flag bit was last read; however, care should be taken when using the flag bits as they are cleared each time Register C is read. Double latching is included with Register C so that bits which are set remain stable throughout the read cycle. All bits which are set (high) are cleared when read and new interrupts which are pending during the read cycle are held until after the cycle is completed. One, two, or three bits can be set when reading Register C. Each utilized flag bit should be examined when read to ensure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt flag bit is set and the corresponding interrupt enable bit is also set, the IRQ pin is asserted low. IRQ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IRQF bit in Register C is a one whenever the IRQ pin is being driven low. Determination that the RTC initiated an interrupt is accomplished by reading Register C. A logic one in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the DS12C887. The act of reading Register C clears all active flag bits and the IRQF bit.

OSCILLATOR CONTROL BITS

When the DS12C887 is shipped from the factory, the internal oscillator is turned off. This feature prevents the lithium energy cell from being used until it is installed in a system. A pattern of 010 in bits 4 through 6 of Register A will turn the oscillator on and enable the countdown chain. A pattern of 11X will turn the oscillator on, but holds the countdown chain of the oscillator in reset. All other combinations of bits 4 through 6 keep the oscillator off.

SQUARE WAVE OUTPUT SELECTION

Thirteen of the 15 divider taps are made available to a 1-of-15 selector, as shown in the block diagram of Figure 1. The first purpose of selecting a divider tap is to generate a square wave output signal on the SQW pin. The RS0-RS3 bits in Register A establish the square wave output frequency. These frequencies are listed in Table 1. The SQW frequency selection shares its 1-of-15 selector with the periodic interrupt generator. Once the frequency is selected, the output of the SQW pin can be turned on and off under program control with the square wave enable bit (SQWE).

PERIODIC INTERRUPT SELECTION

The periodic interrupt will cause the IRQ pin to go to an active state from once every 500 ms to once every 122 µs. This function is separate from the alarm interrupt which can be output from once per second to once per day. The periodic interrupt rate is selected using the same Register A bits which select the square wave frequency (see Table 1). Changing the Register A bits affects both the square wave frequency and the periodic interrupt output. However, each function has a separate enable bit in Register B. The SQWE bit controls the square wave output. Similarly, the periodic interrupt is enabled by the PIE bit in Register B. The periodic interrupt can be used with software counters to measure inputs, create output intervals, or await the next needed software function.

UPDATE CYCLE

The DS12C887 executes an update cycle once per second regardless of the SET bit in Register B. When the SET bit in Register B is set to one, the user copy of the double buffered time, calendar, and alarm bytes is frozen and will not update as the time increments. However, the time countdown chain continues to update the

DS12C887

internal copy of the buffer. This feature allows time to maintain accuracy independent of reading or writing the time, calendar, and alarm buffers and also guarantees that time and calendar information is consistent. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code is present in all three positions.


There are three methods that can handle access of the real time clock that avoid any possibility of accessing inconsistent time and calendar data. The first method uses the update–ended interrupt. If enabled, an interrupt occurs after every up date cycle that indicates that over 999 ms are available to read valid time and date information. If this interrupt is used, the IRQF bit in Register C should be cleared before leaving the interrupt routine.

A second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in

progress. The UIP bit will pulse once per second. After the UIP bit goes high, the update transfer occurs 244 μ s later. If a low is read on the UIP bit, the user has at least 244 μ s before the time/calendar data will be changed. Therefore, the user should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed 244 μ s.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit in Register C (see Figure 3). Periodic interrupts that occur at a rate of greater than t_{BUC} allow valid time and date information to be reached at each occurrence of the periodic interrupt. The reads should be complete within 1 ($t_{Pl/2}$ + t_{BUC}) to ensure that data is not read during the update cycle.

UPDATE-ENDED AND PERIODIC INTERRUPT RELATIONSHIP Figure 3



WW.10

 t_{BUC} = Delay time before update cycle = 244 μ s.

REGISTERS

The DS12C887 has four control registers which are accessible at all times, even during the update cycle.

REGISTER A

MSB			N		100		LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0

UIP

The Update In Progress (UIP) bit is a status flag that can be monitored. When the UIP bit is a one, the update transfer will soon occur. When UIP is a zero, the update transfer will not occur for at least 244 μ s. The time, calendar, and alarm information in RAM is fully available

012899 8/17

for access when the UIP bit is zero. The UIP bit is read only and is not affected by RESET. Writing the SET bit in Register B to a one inhibits any update transfer and clears the UIP status bit.

DV0, DV1, DV2

These three bits are used to turn the oscillator on or off and to reset the countdown chain. A pattern of 010 is the only combination of bits that will turn the oscillator on and allow the RTC to keep time. A pattern of 11X will enable the oscillator but holds the countdown chain in reset. The next update will occur at 500 ms after a pattern of 010 is written to DV0, DV1, and DV2.

DS12C887

WWW.100Y.COM **RS3, RS2, RS1, RS0**

WWW.100Y.COM

These four rate-selection bits select one of the 13 taps on the 15-stage divider or disable the divider output. The tap selected can be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The user can do one of the following:

- 1. Enable the interrupt with the PIE bit;
- 2. Enable the SQW output pin with the SQWE bit;
- 3. Enable both at the same time and the same rate; or 4. Enable neither.

Table 1 lists the periodic interrupt rates and the square wave frequencies that can be chosen with the RS bits. These four read/write bits are not affected by RESET.

REGISTER B

MSB	100		Area				LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE

SET

When the SET bit is a zero, the update transfer functions normally by advancing the counts once per second. When the SET bit is written to a one, any update transfer is inhibited and the program can initialize the time and calendar bytes without an update occurring in the midst of initializing. Read cycles can be executed in a similar manner. SET is a read/write bit that is not modified by RESET or internal functions of the DS12C887.

PIE

The periodic interrupt enable PIE bit is a read/write bit which allows the Periodic Interrupt Flag (PF) bit in Register C to drive the IRQ pin low. When the PIE bit is set to one, periodic interrupts are generated by driving the IRQ pin low at a rate specified by the RS3-RS0 bits of Register A. A zero in the PIE bit blocks the IRQ output from being driven by a periodic interrupt, but the Periodic Flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal DS12C887 functions, but is cleared to zero on RESET.

AIE

The Alarm Interrupt Enable (AIE) bit is a read/write bit which, when set to a one, permits the Alarm Flag (AF) bit in register C to assert IRQ. An alarm interrupt occurs for

each second that the three time bytes equal the three alarm bytes including a "don't care" alarm code of binary 11XXXXXX. When the AIE bit is set to zero, the AF bit does not initiate the IRQ signal. The RESET pin clears AIE to zero. The internal functions of the DS12C887 do not affect the AIE bit.

UIE

The Update Ended Interrupt Enable (UIE) bit is a read/ write that enables the Update End Flag (UF) bit in Register C to assert IRQ. The RESET pin going low or the SET bit going high clears to UIE bit.

SQWE

When the Square Wave Enable (SQWE) bit is set to a one, a square wave signal at the frequency set by the rate-selection bits RS3 through RS0 is driven out on a SQW pin. When the SQWE bit is set to zero, the SQW pin is held low; the state of SQWE is cleared by the RESET pin. SQWE is a read/write bit.

DM

The Data Mode (DM) bit indicates whether time and calendar information is in binary or BCD format. The DM bit is set by the program to the appropriate format and can be read as required. This bit is not modified by internal functions or RESET. A one in DM signifies binary data while a zero in DM specifies Binary Coded Decimal (BCD) data.

24/12

The 24/12 control bit establishes the format of the hours byte. A one indicates the 24-hour mode and a zero indicates the 12-hour mode. This bit is read/write and is not affected by internal functions of RESET.

DSE

The Daylight Savings Enable (DSE) bit is a read/write bit which enables two special updates when DSE is set to one. On the first Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a zero. This bit is not affected by internal functions or RESET.

WWW.100Y.COM. DS12C887

WWW.100Y.CO **REGISTER C**

	MSB	A. L.			1	TN.	100	LSB
[BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	IRQF	PF	AF	UF	0	0	0	0

IRQF

The Interrupt Request Flag (IRQF) bit is set to a one when one or more of the following are true:

PF = PIE = 1AF = AIE = 1

UF = UIE = 1

That is, IRQF = PF • PIE + AF • AIE + UF • UIE

Any time the IRQF bit is a one, the IRQ pin is driven low. All flag bits are cleared after Register C is read by the program or when the RESET pin is low.

PF

The Periodic Interrupt Flag (PF) is a read-only bit which is set to a one when an edge is detected on the selected tap of the divider chain. The RS3 through RS0 bits establish the periodic rate. PF is set to a one independent of the state of the PIE bit. When both PF and PIE are ones, the IRQ signal is active and will set the IRQF bit. The PF bit is cleared by a RESET or a software read of Register C.

AF

A one in the Alarm Interrupt Flag (AF) bit indicates that the current time has matched the alarm time. If the AIE bit is also a one, the IRQ pin will go low and a one will

WWW.100

appear in the IRQF bit. A RESET or a read of Register C will clear AF.

UF

The Update Ended Interrupt Flag (UF) bit is set after each update cycle. When the UIE bit is set to one, the one in UF causes the IRQF bit to be a one which will assert the IRQ pin. UF is cleared by reading Register C or a RESET.

BIT 0 THROUGH BIT 3

These are unused bits of the status Register C. These bits always read zero and cannot be written.

REGISTER D

MSB							LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
VRT	0	0	0	0	0	0	0

VRT

The Valid RAM and Time (VRT) bit is set to the one state by Dallas Semiconductor prior to shipment. This bit is not writable and should always be a one when read. If a zero is ever present, an exhausted internal lithium energy source is indicated and both the contents of the RTC data and RAM data are questionable. This bit is unaffected by RESET.

BIT 6 THROUGH BIT 0

The remaining bits of Register D are not usable. They cannot be written and, when read, they will always read zero.

012899 10/17

DS12C887

WWW.100Y.COM.TW **ABSOLUTE MAXIMUM RATINGS***

WWW.100Y.COM.TW

Voltage on Any Pin Relative to Ground **Operating Temperature** Storage Temperature Soldering Temperature

WWW.100 -0.3V to +7.0V 0°C to 70°C -40°C to +70°C 260°C for 10 seconds (See Note 7)

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to check the section of the device at the section of the device at these or any other conditions above those conditions for extended periods of the section.

RECOMMENDED DC OPERATING CONDITIONS

WWW.100Y.COM.TW

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1,0
Input Logic 1	VIH	2.2	COM.T	V _{CC} +0.3	V	101
Input Logic 0	VIL	-0.3		+0.8	V	AT 100 Y.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	МАХ	UNITS	NOTES
Power Supply Current	I _{CC1}	.W.	7	15	mA	2
Input Leakage	rv II	-1.0	1001.	+1.0	μΑ	3
I/O Leakage	ILO	-1.0	1 100Y.C	+1.0	μΑ	4
Input Current	IMOT	-1.0	1001.0	+500	μA	3
Output @ 2.4V	Юн	-1.0	Yoox	COM	mA 💦	1, 5
Output @ 0.4V	I _{OL}	W	NN. I	4.0	mA	1
Write Protect Voltage	V _{TP}	4.0	4.25	4.5	V	

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	(t _A = 25°0 NOTES
Input Capacitance	C _{IN}	Z	WWW	5	pF	4
Output Capacitance	C _{OUT}	N.	WWW	7	pF	N
MMM.To		TW I.TW	WW WW	W.1007.	L.CONI-3	TW TTW

IN.100Y.COM.TW

WWW.100

LCOM.TW

012899 11/17

WWW.100Y.COM.TW DS12C887

AC ELECTRICAL CHARACTER	RISTICS	OM.TW	x N	(0°C to 70°	°C; V _{CC} = 4	.5V to 5.
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Cycle Time	tCYC	385		DC	ns	COMP.
Pulse Width, DS/E Low or RD/WR High	PW _{EL}	150	WT	WW	ns	.COM
Pulse Width, DS/E High or RD/WR Low	PW _{EH}	125	WT.IN	W	ns	N.CON
Input Rise and Fall Time	t _R , t _F	00Y.CO	WILL	30 🔨	ns	01.0-
R/W Hold Time	t _{RWH}	10	WT		ns	nov.C
R/W Setup Time Before DS/E	t _{RWS}	50	ON	N.	ns	. No.
Chip Select Setup Time Before DS, WR, or RD	t _{CS}	20	COM	W	ns	1004
Chip Select Hold Time	t _{CH}	0	COm	W	ns	00
Read Data Hold Time	t _{DHR}	10	N.COM	80	ns	Nº.2
Write Data Hold Time	t _{DHW}	0.10	CON		ns	11.10
Muxed Address Valid Time to AS/ ALE Fall	t _{ASL}	30	001.CO	WTN	ns	WW.I
Muxed Address Hold Time	t _{AHL}	10	N.V.C	W	ns	NWW.
Delay Time DS/E to AS/ALE Rise	t _{ASD}	20	100 - 10	ON	ns	WWW
Pulse Width AS/ALE High	PW _{ASH}	60	N.1001.	COM	ns	- The second
Delay Time, AS/ALE to DS/E Rise	t _{ASED}	40	N 100Y	-M.	ns	N.
Output Data Delay Time From DS/E or RD	t _{DDR}	20	NW.100	120	ns	6
Data Setup Time	t _{DSW}	100	.10 ⁰	CON	ns	1
Reset Pulse Width	t _{RWL}	5	1	01.0	μs	
IRQ Release from DS	t _{IRDS}		NN.	2	μs	
IRQ Release from RESET	t _{IRR}	V	MW.	2	μs	

WWW.100Y.COM.TW

NOTES:

- 1. All voltages are referenced to ground.
- 2. All outputs are open.
- 3. The MOT pin has an internal pull-down of $20 \text{ K}\Omega$.
- 4. Applies to the AD0-AD7 pins, the IRQ pin, and the SQW pin when each is in the high impedance state.

WWW.10


- 5. The IRQ pin is open drain.
- 6. Measured with a load as shown in Figure 4.
- 7. Real-Time Clock Modules can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. However, post solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used to prevent damage to the crystal.

OM.TW

012899 12/17

L100Y.COM DS12C887

WWW.100



WWW.100Y.COM.TW

100Y.COM.TW


MT.IN

WWW.100Y.COM.TW


WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM



WWW.100Y.COM.TW



WWW.100Y.COM.T

100Y.C


WWW.100Y.COM.TW

100Y.COM.TW



DS12C887

W.100




WWW.100Y.COM.TW

WWW.100Y.COM.TW


100Y.COM.TW

WWW.100Y.COM.TW

DS12C887 IRQ RELEASE DELAY TIMING







POWER DOWN/POWER UP TIMING

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CS at V _{IH} before Power–Down	t _{PD}	0	WW.100	V COM	μs	
V_{CC} slew from 4.5V to 0V (CS at V _{IH})	tF	300	WWW.10	ov.con	μs	4
V_{CC} slew from 0V to 4.5V (CS at V _{IH})	t _R	100	WWW.	100X.CO	μs	r -
CS at V _{IH} after Power–Up	t _{REC}	20	A.	200	ms	

$(t_{A} = 25^{\circ}C)$

						(t _A = 25°
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Expected Data Retention	t _{DR}	10	NA .	N.100	years	

NOTE:

The real time clock will keep time to an accuracy of ±1 minute per month during data retention time for the period of t_{DR}.

WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

COM.TW

W.100Y.COM.T

WWW.100

012899 16/17

WWW.100Y.COM.TW

DS12C887 WWW.100Y.COM.T

WWW.100Y.COM.TW DS12C887 REAL TIME CLOCK PLUS RAM 13011.11 COM.TW

WWW.100Y.COM.TW

100Y.COM.TW


N.T.W


4

WWW.I

WWW.100Y.COM.TW

WWW.100Y.COM.TW





WWW.100Y

PKG	24-	PIN
DIM	MIN	МАХ
A IN.	1.320	1.335
MM	33.53	33.91
B IN.	0.675	0.700
MM	17.15	17.78
C IN.	0.345	0.370
MM	8.76	9.40
D IN.	0.100	0.130
MM	2.54	3.30
E IN.	0.015	0.030
MM	0.38	0.76
F IN.	0.110	0.140
MM	2.79	3.56
G IN.	0.090	0.110
MM	2.29	2.79
H IN.	0.590	0.630
MM	14.99	16.00
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.021
MM	0.38	0.53

WWW.100Y.COM.TW

WWW.100

EW.100Y.COM.TW

F.COM.TW

WWW.100Y.COM.TW NOTE: PINS 2, 3, 16, 20, 21 AND 22 ARE MISSING BY DESIGN. WWW.100Y.COM.

012899 17/17