February 2000

DS75451/2/3 Series Dual Peripheral Drivers

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

General Description


The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that use TTL logic. Typical applications include high speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, bus drivers and memory drivers.

The DS75451, DS75452 and DS75453 are dual peripheral AND, NAND and NOR drivers, respectively, (positive logic) with the output of the logic gates internally connected to the bases of the NPN output transistors.

Features

- 300 mA output current capability
- High voltage outputs
- No output latch-up at 20V
- High speed switching
- Choice of logic function
- TTL compatible diode-clamped inputs
- Standard supply voltages
- Replaces TI "A" and "B" series

Connection Diagrams (Dual-In-Line and Metal Can Packages)



*See (Note 5) and Appendix E regarding S.O. package power dissipation constraints.

V_{CC} B2 A2 Y2

8 7 6 5

1 2 3 4


A1 B1 Y1 GND

DS005824-3

Top View
Order Number DS75452M or DS75452N

Top View Order Number DS75451M or DS75451N

See NS Package Numbers M08A* or N08E



*See (Note 5) and Appendix E regarding S.O. package power dissipation constraints.

Top View
Order Number DS75453M or DS75453N
See NS Package Numbers M08A* or N08E

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, (V _{CC}) (Note 2)	7.0V
Input Voltage	5.5V
Inter-Emitter Voltage (Note 3)	5.5V
Output Voltage (Note 4)	30V
Output Current (Note 5)	300 mA
Maximum Power (Note 5)	

Operating Conditions Supply Voltage, (V_{CC})

Temperature, (T_A)

Molded DIP Package

Storage Temperature Range

Lead Temperature (Soldering, 4 sec.)

SO Package

Units Min Max 4.75 5.25 V °C 0 +70

957 mW

632 mW

260°C

-65°C to +150°C

†Derate molded package 7.7 mW/°C above 25°C, derate SO package 7.56 mW/°C above 25°C.

Electrical Characteristics

(Notes 6, 7)

Dissipation[†] at 25°C

Symbol	Parameter	WW.		Conditions		Min	Тур	Max	Units
V _{IH}	High-Level Input Voltage	(Figure 7)	CO.	W	MANA	2	T	N	V
VIL	Low-Level Input Voltage					CO	Mr.	0.8	V
V _I	Input Clamp Voltage	V _{CC} = Min	, I _I = -12 mA	OM:I	W. 100	(1	OM	-1.5	V
V _{OL}	Low-Level Output Voltage	Min,	V _{IL} = 0.8V	I _{OL} = 100 mA	DS75451, DS75453	N.O	0.25	0.4	V
	TO COM		W. LOOV.	I_{OL} = 300 mA	DS75451, DS75453	oy.	0.5	0.7	V
	N.100 1. COM.1	(Figure 7)	$V_{IH} = 2V$	I_{OL} = 100 mA	DS75452		0.25	0.4	V
MAN	1100Y. OM.TW		100	I_{OL} = 300 mA	DS75452	100 .	0.5	0.7	V
I _{OH}	High-Level Output Current	V _{CC} =	V _{OH} = 30V	V _{IH} = 2V	DS75451, DS75453	100	1.0	100	μΑ
	MM.100X.COM	Min, (<i>Figure 7</i>)	NN 110	V _{IL} = 0.8V	DS75452	N.10	Oxic	100	μΑ
lı V	Input Current at Maximum Input Voltage	V _{CC} = Max	$V_{i} = 5.5V_{i}$	Figure 9)	LM MM	W.1	007	c ¹ O	mA
I _{IH}	High-Level Input Current	V _{CC} = Max	$V_1 = 2.4V, ($	Figure 9)		XIW.	Yan.	40	μA
I _{IL}	Low-Level Input Current	V _{CC} = Max	$V_1 = 0.4V_1$	Figure 8)	N.T.W		-1	-1.6	mA
I _{CCH}	Supply Current, Outputs High		V _I = 5V	A. TOUX.CO.	DS75451	M.	7	11	mA
		Max, (<i>Figure</i>	V _I = 0V	W. FOOT.CO	DS75452	NW	11	14	mA
		10)	V _I = 5V	N.M. TOO V.C	DS75453	W	8	11	mA
I _{CCL}	Low	V _{CC} =	V _I = 0V	WW.100	DS75451	- 1	52	65	mA
		1110	Max, (<i>Figure</i>	V _I = 5V	W.1003.	DS75452	77	56	71
	WW. 100X.	10)	V _I = 0V	7 1007	DS75453		54	68	mA

Switching Characteristics

	Switching Characteristics (V _{CC} = 5V, T _A = 25°C)									
Symbol	Parameter	Conditions	TIOOY.COM	Min	Тур	Max	Units			
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$C_L = 15 \text{ pF}, R_L = 50\Omega,$	DS75451		18	25	ns			
		I _O ≈ 200 mA, (<i>Figure 14</i>)	DS75452		26	35	ns			
	WW. 100X.C	OM.TW	DS75453		18	25	ns			
t _{PHL}	Propagation Delay Time, High-to-Low	$C_L = 15 \text{ pF}, R_L = 50\Omega, DS75451$		18	25	ns				
	Level Output	I _O ≈ 200 mA, (<i>Figure 14</i>)	DS75452		24	35	ns			
			DS75453		16	25	ns			
t _{TLH}	Transition Time, Low-to-High Level Output	C_L = 15 pF, R_L = 50 Ω , I_O (Figure 14)	≈ 200 mA,		5	8	ns			
t _{THL}	Transition Time, High-to-Low Level Output	C_L = 15 pF, R_L = 50 Ω , I_O (Figure 14)	≈ 200 mA,		7	12	ns			

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Switching Characteristics (Continued)

Symbol	Parameter	Conditions	WWW.	Min	Тур	Max	Units
V _{OH}	High-Level Output Voltage after Switching	$V_S = 20V$, $I_O \approx 300$ mA,	V _S = 20V, I _O ≈ 300 mA, (<i>Figure 15</i>)		TW		mV

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.

Note 3: The voltage between two emitters of a multiple-emitter transistor.

Note 4: The maximum voltage which should be applied to any output when it is in the "OFF" state.

Note 5: Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.

Note 6: Unless otherwise specified min/max limits apply across 0°C to +70°C range. All typicals are given for $V_{CC} = +5V$ and $T_A = 25$ °C.

Note 7: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

WWW.100Y.COM.TV

WWW.100Y.CC

Truth Tables (H = high level, L = low level)

DS75451

A	В	YTY
L	Ų.C	L (ON State)
17.7	Н	L (ON State)
Н	705 J.	L (ON State)
Н	HO	H (OFF State)

DS75452

Α	В	YM
10	L	H (OFF State)
L	NH.	H (OFF State)
H	L	H (OFF State)
Н	Н	L (ON State)

DS75453

Α	В	Y
L	L	L (ON State)
L	H	H (OFF State)
Н	L	H (OFF State)
Н	Н	H (OFF State)
		WWW.100

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW **Schematic Diagrams**

WWW.100x.cc

100Y.COM.TW

勝特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


WWW.100Y.COM.T

WWW.100Y.COM.

WWW.100Y.COM

WWW.100Y.CO

WWW.100Y.COM.TV



100X.COM.


Resistor values shown are nominal. WW.100Y.COM.TW

WWW.100Y.COM.TW


N.COM.TW

Joy.COM.TW

100Y.COM.TW




Resistor values shown are nominal.




Resistor values shown are nominal.

DC Test Circuits




Both inputs is tested simultaneously.

FIGURE 1. V_{IH}, V_{OL}




Each input is tested separately.

FIGURE 2. $V_{\rm IL}$, $V_{\rm OH}$



Each input is tested separately.

WWW.100Y.COM.TW




Each input is tested separately.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736


胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 4. I_I, I_{IH}



Each input is tested separately.

FIGURE 5. Ios




WWW

Both gates are tested simultaneously.

FIGURE 6. I_{CCH}, I_{CCL}


DC Test Circuits (Continued)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Circuit	Circuit Under Oth		Output			
Circuit	Test	Input	Apply	Measure		
DS75451	V _{IH}	V _{IH}	V _{OH}	I _{OL}		
	V_{IL}	V _{cc}	l _{OL}	V _{OL}		
DS75452	V _{IH}	V _{IH}	I _{OL}	V _{OL}		
W	V_{IL}	V _{cc}	V _{OH}	I _{OH}		
DS75453	V _{IH}	Gnd	V _{OH}	I _{OH}		
	V _{IL}	V _{IL}	l _{oL}	V _{OH}		


FIGURE 7. $V_{\rm IH},\,V_{\rm IL},\,I_{\rm OH},\,V_{\rm OL}$



Note A: Each input is tested separately.


Note B: When testing DS75453 input not under test is grounded. For all other circuits it is at 4.5V.

FIGURE 8. V_I, V_{IL}




Each input is tested separately.

FIGURE 9. I_I, I_{IH}



Both gates are tested simultaneously.

FIGURE 10. I_{CCH} , I_{CCL} for AND, NAND Circuits




Both gates are tested simultaneously.


FIGURE 11. I_{CCH} , I_{CCL} for OR, NOR Circuits

AC Test Circuits and Switching Time Waveforms

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw






Note 1: The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{OUT} \approx 50\Omega$.

Note 2: C_L includes probe and jig capacitance.

FIGURE 12. Propagation Delay Times, Each Gate



Note 1: The pulse generator has the following characteristics: duty cycle \leq 1%, $Z_{OUT}\approx50\Omega.$

Note 2: C_L includes probe and jig capacitance.

FIGURE 13. Switching Times, Each Transistor

AC Test Circuits and Switching Time Waveforms (Continued) 特力材料886-3-5753170 INPUT 2.4V 10V 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw **≥** R_L = 50 DS75451 DS75452 ООИТРИТ PULSE GENERATOR CIRCUIT UNDER TEST (NOTE 1) (NOTE 2) | SUB GND DS75453 DS75454 0.4V DS005824-30 WWW.100Y.COM.TW -≤10 ns 90% 90% DS75453 10% 10% $0.5\mu s$ —≤10 ns **←** ≤ 5.0 ns -3.0V 90% 90% INPUT DS75452 1.5V 1.5V

Note 1: The The pulse generator has the following characteristics: PRR = 1.0 MHz, $Z_{OUT} \approx 50\Omega$.

90%

50%

-10%

Note 2: C_L includes probe and jig capacitance.

DS75454

OUTPUT

FIGURE 14. Switching Times of Complete Drivers

10%

50%


10%

90%

DS005824-31

DS75451/2/3

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



≤ 10 ns INPUT DS75451 DS75452 10% 10% **40**μs \leq 5 ns ≤ 10 ns INPUT DS75453 1.5V 1.5V DS75454 10% OUTPUT VOL DS005824-33

Note 1: The pulse generator has the following characteristics: PRR = 12.5 kHz, $Z_{OUT} \approx 50\Omega$.

Note 2: C_L includes probe and jig capacitance.

FIGURE 15. Latch-UP Test of Complete Drivers

Typical Performance Characteristics





FIGURE 16. Transistor Collector-Emitter Saturation Voltage vs Collector Current

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw



^{*}Optional keep-alive resistors maintain off-state lamp current at ≈ 10% to reduce surge current.

FIGURE 17. Dual Lamp or Relay Driver




FIGURE 18. Complementary Driver

TEST "0"

DS75452

DS005824-48

FIGURE 19. TTL or DTL Positive Logic-Level Detector

M.TW

OM.TW

.COM.TW

00Y.COM.TV

W.100Y.COM

WWW.100X.COM.TW

WWW.110Y.COM.TW

WWW.100Y.COM.T

WWW.100Y.COM.

WWW.100Y.COM WWW.100X.CON WWW.100Y.CO

WWW.100Y.CC

WWW.100Y.C

WWW.1007

WWW.

WW


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

WW.100Y.COM.TW Typical Applications (Continued)

WWW.100Y.C

100X.COM



*The two input resistors must be adjusted for the level of MOS input. MMM.1007.COM

FIGURE 20. MOS Negative Logic-Level Detector WWW.100Y.COM.T WWW.100Y.COM.

N.COM.TW JOY.COM.TW 100Y.COM.TW

WW.100Y.COM.TW Typical Applications (Continued)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw






FIGURE 21. Logic Signal Comparator



*If inputs are unused, they should be connected to +5V through a 1k resistor.





Low output occurs only when inputs are low simultaneously.

FIGURE 22. In-Phase Detector WWW.100Y.CC WWW.100Y.COM.TW


Physical Dimensions inches (millimeters) unless otherwise noted

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





SO Package (M)
Order Number DS75451M, DS75452M, DS75453M
NS Package Number M08A



Molded Dual-In-Line Package (N)
Order Number DS75451N, DS75452N, DS75453N
NS Package Number N08E