

SEE NEW DESIGN RECOMMENDATIONS

REFERENCE ONLY

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

28F016SA FlashFile™ MEMORY

Includes Commercial and Extended Temperature Specifications

- Includes Commercial

 User-Selectable 3.3 V or 5 V Vcc
 - User-Configurable x8 or x16 Operation
 - 70 ns Maximum Access Time
 - 28.6 MB/sec Burst Write Transfer Rate
 - 1 Million Typical Erase Cycles per Block
 - 56-Lead, 1.2 mm x 14 mm x 20 mm TSOP Package
 - 56-Lead, 1.8 mm x 16 mm x 23.7 mm SSOP Package

- Revolutionary Architecture
 - Pipelined Command Execution
 - Program during Erase
 - Command Superset of Intel 28F008SA
- 1 mA Typical I_{CC} in Static Mode
- 1 µA Typical Deep Power-Down
- 32 Independently Lockable Blocks
- State-of-the-Art 0.6 µm ETOX™ IV Flash Technology

Intel's 28F016SA 16-Mbit FlashFile™ memory is a revolutionary architecture which is the ideal choice for designing embedded direct-execute code and mass storage data/file flash memory systems. With innovative capabilities, low-power, extended temperature operation and high read/program performance, the 28F016SA enables the design of truly mobile, high-performance communications and computing products.

The 28F016SA is the highest density, highest performance nonvolatile read/program solution for solid-state storage applications. Its symmetrically-blocked architecture (100% compatible with the 28F008SA 8-Mbit FlashFile memory), extended cycling, extended temperature operation, flexible V_{CC} , fast program and read performance and selective block locking provide highly flexible memory components suitable for Resident Flash Arrays, high-density memory cards and PCMCIA-ATA flash drives. The 28F016SA dual read voltage enables the design of memory cards which can be interchangeably read/written in 3.3 V and 5.0 V systems. Its x8/x16 architecture allows optimization of the memory-to-processor interface. Its high read performance and flexible block locking enable both storage and execution of operating systems and application software. Manufactured on Intel's 0.6 μ m ETOX IV process technology, the 28F016SA is the most cost-effective, highest density monolithic 3.3 V FlashFile memory.

New Design Recommendations:

For new 3.3 V V_{CC} designs with this device, Intel recommends using 16-Mbit Word-Wide FlashFile[™] memory. Reference *Word-Wide FlashFile[™] Memory Family 28F160S3, 28F320S3* datasheet, order number 290608. For new 3.3 V V_{CC} x8 I/O designs with this device, Intel recommends using the 16-Mbit Byte-Wide Smart 3 FlashFile[™] memory. Reference *Byte-Wide Smart 3 FlashFile[™] Memory Family* datasheet, order number 290598.

For new 5 V V_{CC} designs with this device, Intel recommends using the 16-Mbit Word-Wide FlashFile[™] memory. Reference *Word-Wide FlashFile[™] Memory Family 28F160S5, 28F320S5* datasheet, order number 290609. For new 5 V V_{CC} x8 I/O designs with this device, Intel recommends using the 16-Mbit Byte-Wide Smart 5 FlashFile[™] memory. Reference *Byte-Wide Smart 5 FlashFile[™] Memory Family* datasheet, order number 290597.

These documents are also available at Intel's website, http://www.intel.com/design/flcomp.

December 1997 Order Number: 290489-005



WW.100Y.COM.TW WWW.100Y.COM.TW CONTENTS

CONT	TENTS
PAGE	
1.0 INTRODUCTION5	5.6 AC Characteristic Operations
1.1 Product Overview5	5.7 Power-Up and Re
2.0 DEVICE PINOUT6	5.8 AC Characteristic
2.1 Lead Descriptions8	Command Write
3.0 MEMORY MAPS12	5.9 AC Characteristic Command Write
3.1 Extended Status Register Memory Map13	5.10 AC Characterist Operations
4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS14	5.11 Erase and Word Performance, Cy
4.1 Bus Operations for Word-Wide Mode (BYTE# = V _{IH})14	Suspend Latence
4.2 Bus Operations for Byte-Wide Mode	6.0 DERATING CURVE
(BYTE# = V _{IL})14	7.0 MECHANICAL SPE
4.3 28F008SA–Compatible Mode Command Bus Definitions15	TSOP
4.4 28F016SA–Performance Enhancement Command Bus Definitions16	8.0 MECHANICAL SPE SSOP
4.5 Compatible Status Register18	9.0 Device Nomenclat
4.6 Global Status Register19	Information
4.7 Block Status Register20	10.0 Additional Inform
5.0 ELECTRICAL SPECIFICATIONS21	100Y. OM.TW
5.1 Absolute Maximum Ratings21	ONY.COM TW
5.2 Capacitance22	N.Ing. COM.
5.3 Timing Nomenclature23	M 100 Y. COM. TY
5.4 DC Characteristics (V _{CC} = 3.3V ± 10%)26	W. CO.
5.5 DC Characteristics (V _{CC} = 5.0V ± 10%, 5.0V ± 5%)29	M. 100 X. COM.

PAGE
5.6 AC Characteristics–Read Only
Operations32
5.7 Power-Up and Reset Timings 37
5.8 AC Characteristics for WE#–Controlled Command Write Operations38
5.9 AC Characteristics for CE#–Controlled Command Write Operations42
5.10 AC Characteristics for Page Buffer Write Operations
5.11 Erase and Word/Byte Program Performance, Cycling Performance and Suspend Latency49
6.0 DERATING CURVES50
7.0 MECHANICAL SPECIFICATIONS FOR TSOP52
8.0 MECHANICAL SPECIFICATIONS FOR SSOP53
9.0 Device Nomenclature and Ordering Information54
10.0 Additional Information55

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.I

WWW.100Y.COM

WWW.100Y.COM.TW

WWW.100X.COM.TW 28F016SANWW.100X

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



REVISION HISTORY

Number	Description
-001	Original Version
11 -002	Added 56-Lead SSOP Package Separated AC Reading Timing Specs tavel, tavgl for Extended Status Register Reads Modified Device Nomenclature Added Ordering Information Added Page Buffer Typical Program Performance numbers Added Typical Erase Suspend Latencies For I _{CCD} (Deep Power-Down current) BYTE# must be at CMOS levels Added SSOP package mechanical specifications Revised document status from "Advanced Information" to "Preliminary"
-003 (CO)	Section 5.11: Renamed specification "Erase Suspend Latency Time to Program" a "Auto Erase Suspend Latency Time to Program" Section 5.7: Added specifications t_{PHEL3} , t_{PHEL5} TSOP dimension $A_1 = 0.05$ mm (min) SSOP dimension $B = 0.40$ mm (max) Minor cosmetic changes
-004	Update: Changed Deep Power Down Current Changed Standby Current Changed Sleep Mode Current Combined Commercial and Extended Temperature information into single datashed
-005	Added New Design Recommendations section to cover page



1.0 INTRODUCTION

The documentation of the Intel 28F016SA memory device includes this datasheet, a detailed user's manual, and a number of application notes, all of which are referenced at the end of this datasheet.

The datasheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications. The 16-Mbit Flash Product Family User's Manual provides complete descriptions of the user modes, system interface examples and detailed descriptions of all principles of operation. It also contains the full list of software algorithm flowcharts, and a brief section on compatibility with Intel 28F008SA.

1.1 Product Overview

The 28F016SA is a high-performance 16-Mbit (16,777,216 bit) block erasable nonvolatile random access memory organized as either 1 Mword x 16 or 2 Mbyte x 8. The 28F016SA includes thirty-two 64-KB (65,536) blocks or thirty-two 32-KW (32,768) blocks. A chip memory map is shown in Figure 4.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease-of-use.

Among the significant enhancements on the 28F016SA:

- 3.3V Low Power Capability
- Improved Program Performance
- Dedicated Block Program/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3V or 5.0V read/program operation.

The 28F016SA will be available in a 56-lead, 1.2 mm thick, 14 mm x 20 mm TSOP type I package or a 56-lead, 1.8 mm thick, 16 mm x 23.7 mm SSOP package. The TSOP form factor and pinout allow for very high board layout densities. SSOP packaging provides relaxed lead spacing dimensions.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal algorithm automation allows word/byte programs and block erase operations to be executed using a two-write command sequence to the CUI in the same way as the 28F008SA 8-Mbit FlashFile memory.

A superset of commands have been added to the basic 28F008SA command-set to achieve higher program performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- Command Queueing Capability
- Automatic Data Programs during Erase
- · Software Locking of Memory Blocks
- Two-Byte Successive Programs in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 6 µs, a 33% improvement over the 28F008SA. A block erase operation erases one of the 32 blocks in typically 0.6 sec, independent of the other blocks, which is a 65% improvement over the 28F008SA.

Each block can be written and erased a minimum of 100,000 cycles. Systems can achieve typically one-million block erase cycles by providing wear-leveling algorithms and graceful block retirement. These techniques have already been employed in many flash file systems. Additionally, wear leveling of block erase cycles can be used to minimize the program/erase performance differences across blocks.

The 28F016SA incorporates two Page Buffers of 256 bytes (128 words) each to allow page data writes. This feature can improve a system write performance by up to 4.8 times over previous flash memory devices.

All operations are started by a sequence of command writes to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation.

While the 28F008SA requires an operation to complete before the next operation can be requested, the 28F016SA allows queueing of the next operation while the memory executes the current operation. This eliminates system overhead

SEE NEW DESIGN RECOMMENDATIONS

5



when writing several bytes in a row to the array or erasing several blocks at the same time. The 28F016SA can also perform program operations to one block of memory while performing erase of another block.

The 28F016SA provides user-selectable block locking to protect code or data such as device drivers, PCMCIA card information, ROM-executable O/S or application code. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the 28F016SA has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

The 28F016SA contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the 28F008SA FlashFile memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the 28F016SA from a 28F008SAbased design.
- A Global Status Register (GSR) which informs the system of Command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for byte-wide and word-wide modes are shown in Figures 5 and 6.

The 28F016SA incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

Other configurations of the RY/BY# pin are enabled via special CUI commands and are described in detail in the 16-Mbit Flash Product Family User's Manual.

The 28F016SA also incorporates a dual chip-enable function with two input pins, $CE_0\#$ and $CE_1\#$. These pins have exactly the same functionality as the regular chip-enable pin CE# on the 28F008SA. For minimum chip designs, $CE_1\#$ may be tied to ground to use $CE_0\#$ as the chip enable input. The 28F016SA uses the logical combination of these

two signals to enable or disable the entire chip. Both $CE_0\#$ and $CE_1\#$ must be active low to enable the device and, if either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 16-Mbit devices.

The BYTE# pin allows either x8 or x16 read/programs to the 28F016SA. BYTE# at logic low selects 8-bit mode with address A_0 selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A_1 becoming the lowest order address and address A_0 is not used (don't care). A device block diagram is shown in Figure 1.

The 28F016SA is specified for a maximum access time of 70 ns (t_{ACC}) at 5.0V operation (4.75V to 5.25V) over the commercial temperature range (0°C to +70°C). A corresponding maximum access time of 120 ns at 3.3V (3.0V to 3.6V and 0°C to +70°C) is achieved for reduced power consumption applications.

The 28F016SA incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in the static mode of operation (addresses not switching).

In APS mode, the typical I_{CC} current is 1 mA at 5.0V (0.8 mA at 3.3V).

A deep power-down mode of operation is invoked when the RP# (called PWD# on the 28F008SA) pin transitions low. This mode brings the device power consumption to less than 1.0 μ A, typically, and provides additional write protection by acting as a device reset pin during power transitions. A reset time is required from RP# switching high until outputs are again valid. In the deep power-down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS standby mode of operation is enabled when either CE $_0$ # or CE $_1$ # transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an ICC standby current of 50 μ A.

2.0 DEVICE PINOUT

The 28F016SA 56-lead TSOP Type I pinout configuration is shown in Figure 2. The 56-lead SSOP pinout configuration is shown in Figure 3.

6

SEE NEW DESIGN RECOMMENDATIONS




Figure 1. 28F016SA Block Diagram
Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers



Y.COM.TW ov.com.TW

00Y.COM.TW

	escriptions	Name and Function
Symbol A ₀	Type INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when the device is in x8 mode. This address is latched in x8 data programs. Not used in x16 mode (i.e., the A ₀ input buffer is turned off when BYTE# is high).
A ₁ -A ₁₅	INPUT	WORD-SELECT ADDRESSES: Select a word within one 64-Kbyte block A _{6–15} selects 1 of 1024 rows, and A _{1–5} selects 16 of 512 columns. These addresses are latched during data programs.
A ₁₆ —A ₂₀	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 erase blocks. These addresses are latched during data programs, block erase and lock block operations.
DQ ₀ –DQ ₇	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate read mode. Floated when the chip is deselected or the outputs are disabled.
DQ ₈ –DQ ₁₅	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 data program operations. Outputs array, buffer or identifier data in the appropriate read mode; not used for Status Register reads. Floated when the chip is deselected or the outputs are disabled.
CE ₀ #,CE ₁ #	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. With either $CE_0\#$ or $CE_1\#$ high, the device is deselected and power consumption reduces to standby levels upon completion of any current data program or block erase operations. Both $CE_0\#$, $CE_1\#$ must be low to select the device. All timing specifications are the same for both signals. Device selection occurs with the latter falling edge of $CE_0\#$ or $CE_1\#$. The first rising edge of $CE_0\#$ or $CE_1\#$ disables the device.
RP#	INPUT	RESET/POWER-DOWN: RP# low places the device in a deep power-down state. All circuits that burn static power, even those circuits enabled in standby mode, are turned off. When returning from deep power-down, a recovery time is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status Registers return to ready (with all status flags cleared).
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high. NOTE: CEx# overrides OE#, and OE# overrides WE#.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
V	1, 100X.	Page Buffer addresses are latched on the falling edge of WE#.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

28F016SA

2.1 Lead Descriptions (Continued)

Symbol	Туре	Name and Function
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or block erase is suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE ₀ #,CE ₁ # are high), except if a RY/BY# Pin Disable command is issued.
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a nonvolatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent data programs or block erases. When WP# is high, all blocks can be written or erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	BYTE ENABLE: BYTE# low places device in x8 mode. All data is then input or output on DQ_{0-7} , and DQ_{8-15} float. Address A_0 selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A_0 input buffer. Address A_1 then becomes the lowest order address.
3/5#	INPUT	3.3/5.0 VOLT SELECT: 3/5# high configures internal circuits for 3.3V operation. 3/5# low configures internal circuits for 5.0V operation. NOTES: Reading the array with 3/5# high in a 5.0V system could damage the device. There is a significant delay from 3/5# switching to valid data.
V _{PP}	SUPPLY	ERASE/PROGRAM POWER SUPPLY: For erasing memory array blocks or writing words/bytes/pages into the flash array.
Vcc	SUPPLY	DEVICE POWER SUPPLY (3.3V ± 10%, 5.0V ± 10%, 5.0V ± 5%): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC	1001.COM	NO CONNECT: Lead may be driven or left floating.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw






Figure 2. TSOP Pinout Configuration



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

28F016SA




Figure 3. SSOP Pinout Configuration WWW.100Y.COM.TW WWW.100Y.COM.TW

WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw



0489_03

3.0 **MEMORY MAPS**

ox.com.TW

OOY.COM.TW

WWW.10

W.100Y.COM.TW $A_{[20-0]}$ 64-Kbyte Block 31 64-Kbyte Block 1E0000 64-Kbyte Block 1D0000 64-Kbyte Block 1C0000 64-Kbyte Block 27 64-Kbyte Block 1A0000 19FFFF 64-Kbyte Block 190000 64-Kbyte Block 24 180000 17FFF 64-Kbyte Block 23 170000 16FFFF 64-Kbyte Block 160000 15FFFF 64-Kbyte Block 150000 64-Kbyte Block 20 140000 13FFFF 64-Kbyte Block 19 64-Kbyte Block 18 120000 11FFFF 64-Kbyte Block 110000 10FFFF 64-Kbyte Block 16 100000 0FFFF 64-Kbyte Block 15 0F0000 64-Kbyte Block 0E0000 64-Kbyte Block 0D0000 0CFFF 64-Kbyte Block 12 64-Kbyte Block 11 64-Kbyte Block 0A0000 64-Kbyte Block 090000 08FFFF 64-Kbyte Block 080000 07FFF 64-Kbyte Block 070000 06FFFF 64-Kbyte Block 060000 05FFFF 64-Kbyte Block 050000 64-Kbyte Block 64-Kbyte Block 030000 02FFFF 64-Kbyte Block 020000 01FFFF 64-Kbyte Block 010000 00FFFF 64-Kbyte Block

Figure 4. 28F016SA Memory Map (Byte-Wide Mode)

000000



3.1 Extended Status Register Memory Map




Figure 5. Extended Status Register Memory Map (Byte-Wide Mode)




Figure 6. Extended Status Register Memory Map (Word-Wide Mode)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

4.1 Bus Operations for Word-Wide Mode (BYTE# = V_{IH})

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A ₁	DQ ₀₋₁₅	RY/BY#
Read	1,2,7	V _{IH}	VIL	VIL	VIL	V _{IH}	X	D _{OUT}	Х
Output Disable	1,6,7	V _{IH}	V _{IL}	VIL	V_{IH}	V _{IH}	X	High Z	X
Standby	1,6,7	V _{IH}	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	X V	X	X	High Z	X
Deep Power-Down	1,3	V _{IL}	X	X	X	Х	X	High Z	V _{OH}
Manufacturer ID	4	ViH	VIL	VIL	VIL	VIH	VIL	0089H	Voh
Device ID	4	VIH	VIL	VIL	VIL	VIH	V _{IH}	66A0H	Voн
Write	1,5,6	V _{IH}	VIL	V _{IL}	VIH	V _{IL}	X	D _{IN}	X

4.2 Bus Operations for Byte-Wide Mode (BYTE# = V_{IL})

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A ₀	DQ ₀₋₇	RY/BY#
Read	1,2,7	V _{IH}	V _{IL}	VIL	V _{IL}	V _{IH}	X	D _{OUT}	X
Output Disable	1,6,7	V _{IH}	VIL	VIL	VIH	V _{IH}	Х	High Z	X
Standby	1,6,7	V _{IH}	V _{IL} V _{IH} V _{IH}	VIH VIL VIH	X	X	X	High Z	(1) X
Deep Power-Down	1,3	VIL	X	X 00	X	X	Х	High Z	Voн
Manufacturer ID	4	VIH	VIL	VIL	VIL	VIH	$\sqrt{V_{IL}}$	89H	VoH
Device ID	4	V _{IH}	V _{IL}	V _{IL}	VIL	V _{IH}	V_{IH}	A0H	V _{OH}
Write	1,5,6	V _{IH}	V _{IL}	VIL	V _{IH}	~ V _{IL}	X	D _{IN}	X

NOTES:

- 1. X can be V_{IH} or V_{IL} for address or control pins except for RY/BY#, which is either V_{OL} or V_{OH}.
- RY/BY# output is open drain. When the WSM is ready, block erase is suspended or the device is in deep power-down
 mode. RY/BY# will be at V_{OH} if it is tied to V_{CC} through a resistor. RY/BY# at V_{OH} is independent of OE# while a WSM
 operation is in progress.
- 3. RP# at GND \pm 0.2V ensures the lowest deep power-down current.
- A₀ and A₁ at V_{IL} provide manufacturer ID codes in x8 and x16 modes, respectively. A₀ and A₁ at V_{IH} provide device ID codes in x8 and x16 modes, respectively. All other addresses are set to zero.
- Commands for different block erase operations, data program operations or lock-block operations can only be successfully completed when V_{PP} = V_{PPH}.
- While the WSM is running, RY/BY# in level-mode (default) stays at V_{OL} until all operations are complete. RY/BY# goes to V_{OH} when the WSM is not busy or in erase suspend mode.
- RY/BY# may be at V_{OL} while the WSM is busy performing various operations; for example, a Status Register read during a data program operation.



4.3 28F008SA-Compatible Mode Command Bus Definitions

WWW.	COMP	Fir	st Bus C	ycle	Second Bus Cycle		
Command	Notes	Oper	Addr	Data ⁽⁴⁾	Oper	Addr	Data
Read Array	A'CON	Write	Х	xxFFH	Read	AA	AD
Intelligent Identifier	N.CO	Write	Х	xx90H	Read	IA	ID
Read Compatible Status Register	2 C	Write	ΝX	xx70H	Read	XX	CSRD
Clear Status Register	3/.	Write	X	xx50H	1	00 X.C.	T.M
Word/Byte Program	100Y	Write	X	xx40H	Write	PA	PD
Alternate Word/Byte Program	-1100	Write	X	xx10H	Write	PA	PD
Block Erase/Confirm	100	Write	X	xx20H	Write	ВА	xxD0H
Erase Suspend/Resume	111.	Write	Х	xxB0H	Write	X	xxD0H

ADDRESS

A = Array Address
BA = Block Address
IA = Identifier Address
PA = Program Address

X = Don't Care

DATA

AD = Array Data CSRD = CSR Data ID = Identifier Data PD = Program Data

NOTES:

- 1. Following the Intelligent Identifier command, two read operations access the manufacturer and device signature codes.
- 2. The CSR is automatically available after device enters data program, block erase, or suspend operations.
- 3. Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits.
- 4. The upper byte of the data bus (DQ₈₋₁₅) during command writes is a "Don't Care" in x16 operation of the device.

See Status Register definitions.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw



4.4 28F016SA-Performance Enhancement Command Bus Definitions

N N	M.M.	· NOV.	COFi	rst Bus	Cycle	Sec	ond Bu	s Cycle	Th	ird Bus	Cycle
Command	Mode	Notes	Oper	Addr	Data ⁽¹²⁾	Oper	Addr	Data ⁽¹²⁾	Oper	Addr	Data
Read Extended Status Register	NW	N.100	Write	Х	xx71H	Read	RA	GSRD BSRD	Y.C	OM DM	TW
Page Buffer Swap	WW	7	Write	Х	xx72H		W	× 1	01.0		(TW
Read Page Buffer	W	MM.	Write	X	xx75H	Read	PBA	PD	OOY	Co	VII
Single Load to Page Buffer	V	WW	Write	x	xx74H	Write	РВА	PD	100	I.CU	T.M.
Sequential Load to Page Buffer	x8	4,6,10	Write	X	xxE0H	Write	х	BCL	Write	X	ВСН
	x16	4,5,6,10	Write	Х	xxE0H	Write	Х	WCL	Write	Χ	WCH
Page Buffer Write to Flash	х8	3,4,9,10	Write	×	xx0CH	Write	A ₀	BC(L,H)	Write	PA	BC(H,L)
	x16	4,5,10	Write	Х	xx0CH	Write	X	WCL	Write	PA	WCH
Two-Byte Program	x8	3	Write	X	xxFBH	Write	A ₀	WD(L,H)	Write	PA	WD(H,L)
Lock Block/Confirm	. *		Write	X	xx77H	Write	ВА	xxD0H	TIV.	11.1	
Upload Status Bits/Confirm	TW	2	Write	X	xx97H	Write	×	xxD0H	W	NW.	100X
Upload Device Information	M.T	N	Write	X	xx99H	Write	X	xxD0H	7		W.100
Erase All Unlocked Blocks/Confirm	JM.T		Write	X	xxA7H	Write	OX/	xxD0H		W	W.10
RY/BY# Enable to Level-Mode	O_{M}	8	Write	X	xx96H	Write	X	xx01H		W	MM.
RY/BY# Pulse-On- Write	CO	8	Write	X	xx96H	Write	X	xx02H	S I		AN A
RY/BY# Pulse-On- Erase	v.C	8.7	Write	Х	xx96H	Write	Х	xx03H	W		WW
RY/BY# Disable		8	Write	Х	xx96H	Write	X	xx04H	TW		WV
Sleep	JU -	C11	Write	Х	xxF0H	MM.	00	COM,	TV		W
Abort	100 3	700	Write	X	xx80H	WIN	The	- col	1. 1	≪T	

ADDRESS

BA = Block Address
PBA = Page Buffer Address
RA = Extended Register Address
PA = Program Address
X = Don't Care

DATA

WWW.100Y.COM

AD = Array Data PD = Page Buffer Data BSRD = BSR Data GSRD = GSR Data WC (L,H) = Word Count (Low, High) BC (L,H) = Byte Count (Low, High) WD (L,H) = Write Data (Low, High)



特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

28F016SA

NOTES:

- RA can be the GSR address or any BSR address. See Figures 5 and 6 for Extended Status Register MemoryMaps. 1.
- Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.
- A₀ is automatically complemented to load the second byte of data. BYTE# must be at V_{IL}. The A₀ value determines which WD/BC is supplied first: A₀ = 0 looks at the WDL/BCL, A₀ = 1 looks at the WDH/BCH.
- BCH/WCH must be at 00H for this product because of the 256-byte (128-word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-byte segment within an array block. They are simply shown for future Page Buffer expandability
- In x16 mode, only the lower byte DQ_{0-7} is used for WCL and WCH. The upper byte DQ_{8-15} is a don't care.
- 6. PBA and PD (whose count is given in cycles 2 and 3) are supplied starting in the fourth cycle, which is not shown.
- This command allows the user to swap between available Page Buffers (0 or 1).
- These commands reconfigure the RY/BY# output to one of two pulse-modes or enable and disable the RYBY# function.
- Program address, PA, is the destination address in the flash array which must match the source address in the Page Buffer. Refer to the 16-Mbit Flash Product Family User's Manual.
- 11. To ensure that the 28F016SA's power consumption during sleep mode reaches the deep power-down current level, the system also needs to de-select the chip by taking either or both CEn# or CF+# high
 - 12. The upper byte of the data bus (DQ₈₋₁₅) during command writes is a "Don't Care" in x16 operation of the device.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	CR	R
7	6	1005	4	3	2	401	0

NOTES:

CSR.7 = WRITE STATE MACHINE STATUS

1 = Ready

0 = Busy

RY/BY# output or WSMS bit must be checked to determine completion of an operation (erase suspend, block erase or data program) before the appropriate Status bit (ESS, ES or DWS) is checked for success.

CSR.6 = ERASE-SUSPEND STATUS

1 = Erase Suspended

0 = Erase In Progress/Completed

CSR.5 = ERASE STATUS

1 = Error In Block Erasure

0 = Successful Block Erase

- Successial Blook Erase

If DWS and ES are set to "1" during a block erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.

CSR.4 = DATA WRITE STATUS

1 = Error in Data Program

0 = Data Program Successful

CSR.3 = V_{PP} STATUS

1 = V_{PP} Low Detect, Operation Abort

 $0 = V_{PP} OK$

The VPPS bit, unlike an A/D converter, does not provide continuous indication of V_{PP} level. The WSM interrogates V_{PP} 's level only after the Data Program or Block Erase command sequences have been entered, and informs the system if V_{PP} has not been switched on. VPPS is not guaranteed to report accurate feedback between V_{PPL} and V_{PPH} .

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when polling the CSR.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

28F016SA

4.6 Global Status Register

WSMS	OSS	DOS	DSS	QS 🕠	PBAS	PBS	PBSS
7	6	5	4	3	2	~ (10 ^N)	0
	M. A.	N.100Y.	COMITY		ПОИ	ES:	V. I
1=	RITE STATE = Ready = Busy	MACHINE S	TATUS	to determing lock, erase uration, Up program) b	output or WSI the completion suspend, any load Status Bi efore the appi checked for s	of an operation of an operation of RY/BY# receits, block erastropriate Statu	on (block onfig- se or data
1=	Operation S	SUSPEND ST Suspended n Progress/Co	007.00				
CO 1 =	Operation L	RATION STAT Insuccessful Successful or					
1 =	EVICE SLEE = Device in S = Device Not	leep					
00 00	Running	Successful o	10		currently run	TAN .	
10	Sleep D = Operation	Sleep Mode of Unsuccessful Unsuccessful	ıl WWW.	100 Y.CO	ending sleep, t		
111	UEUE STAT = Queue Full = Queue Avai	T. A.					
1 =	One or Two	R AVAILABLE Page Buffers uffer Available	s Available	The device	contains two	Page Buffers	WWW.
1 =		R STATUS age Buffer Re age Buffer Bu		Selected P operation.	age Buffer is o	currently busy	y with WSM
1 =	AGE BUFFEF = Page Buffer = Page Buffer		TATUS				

NOTE:

When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



4.7 Block Status Register

	T (N)	DOO	NEL		KINE	- COM-1	.×1 =
BS	BLS	BOS	BOAS	QS	VPPS	X R	R
7	6	5	4	3	2	- (10) _{Max}	0

NOTES: BSR.7 = BLOCK STATUS [1] RY/BY# output or BS bit must be checked to 1 = Ready determine completion of an operation (block lock, 0 = Busyerase suspend, any RY/BY# reconfiguration, Upload Status Bits, block erase or data program) before the appropriate Status bits (BOS, BLS) is checked for success. BSR.6 = BLOCK-LOCK STATUS 1 = Block Unlocked for Program/Erase 0 = Block Locked for Program/Erase BSR.5 = BLOCK OPERATION STATUS 1 = Operation Unsuccessful The BOAS bit will not be set until BSR.7 = 1. 0 = Operation Successful or Currently Running BSR.4 = BLOCK OPERATION ABORT STATUS 1 = Operation Aborted 0 = Operation Not Aborted MATRIX 5/4 0 0 = Operation Successful or Currently Running 0 1 = Not a Valid Combination 1 0 = Operation Unsuccessful Operation halted via Abort command. 1 1 = Operation Aborted BSR.3 = QUEUE STATUS 1 = Queue Full 0 = Queue Available BSR.2 = V_{PP} STATUS 1 = V_{PP} Low Detect, Operation Abort $0 = V_{PP} OK$

BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS These bits are reserved for future use; mask them out when polling the BSRs.

 When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.



5.0 ELECTRICAL SPECIFICATIONS

5.1 Absolute Maximum Ratings*

 NOTICE: This is a production datasheet. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may effect device reliability.

V_{CC} = 3.3V ± 10% Systems

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
TA	Operating Temperature, Commercial	1	(0	70	°C	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	-0.2	7.0	V	W. TOOX.COM
V _{PP}	V _{PP} Supply Voltage with Respect to GND	2,3	-0.2	14.0	V	M. To COM
V	Voltage on Any Pin (Except V _{CC} , V _{PP}) with Respect to GND	(2)	-0.5	V _{CC} +0.5	V	MM.Ing.COL
1	Current into Any Non-Supply Pin	5	1.	± 30	mA	MM. Inc. CO
lout	Output Short Circuit Current	4	MI	100	mA	-121W.100

$V_{CC} = 5.0V \pm 10\%$, $V_{CC} = 5.0V \pm 5\%$ Systems⁽⁶⁾

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T _A	Operating Temperature, Commercial	701	0	70	°C	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	-0.2	7.0	V	W.100
V _{PP}	V _{PP} Supply Voltage with Respect to GND	2,3	-0.2	14.0	V	W 10
٧	Voltage on Any Pin (Except V _{CC} , V _{PP}) with Respect to GND	2	-2.0	7.0	V	WWW.1
	Current into Any Non-Supply Pin	5	00 -	± 30	mA	WWW
Іоит	Output Short Circuit Current	4	100.3	100	mA	T TONY

NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- Minimum DC voltage is -10% on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V_{CC} + 10% which, during transitions, may overshoot to V_{CC} + 2.0V for periods <20 ns.
- 3. Maximum DC voltage on V_{PP} may overshoot to +14.0V for periods <20 ns.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.
- 5. This specification also applies to pins marked "NC."
- 6. $5\% \ V_{CC}$ specifications refer to the 28F016SA-070 in its High Speed Test configuration.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



5.2 Capacitance

For a 3.3V System:

Symbol	Parameter	Notes	Тур	Max	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	111	6	8	pF	$T_A = +25^{\circ}C$, $f = 1.0 \text{ MHz}$
Соит	Capacitance Looking into an Output Pin	1	8	12	pF	$T_A = +25^{\circ}C$, $f = 1.0 \text{ MHz}$
CLOAD	Load Capacitance Driven by Outputs for Timing Specifications	011	N	50	pF	For $V_{CC} = 3.3V \pm 10\%$
	Equivalent Testing Load Circuit	CO_{M}		2.5	ns	50Ω Transmission Line Delay

WWW.100Y.C

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CIN	Capacitance Looking into an Address/Control Pin	V.1	6	8	pF	$T_A = +25^{\circ}C$, $f = 1.0 \text{ MHz}$
Outputs for Timing Specifications	C _{OUT}	Capacitance Looking into an	10 1 C	8	12	pF	$T_A = +25^{\circ}C$, $f = 1.0 \text{ MHz}$
	C _{LOAD}		001	COM	100	pF	For V _{CC} = 5.0V ± 10%
		CONTAIN STAMM	1007	COI	30	pF	For $V_{CC} = 5.0V \pm 5\%$
VCC ± 10%	1.100X	Equivalent Testing Load Circuit for Vcc ± 10%	N.100	o CC	2.5	ns	25Ω Transmission Line Delay
Equivalent Testing Load Circuit for V _{CC} ± 5% 2.5 ns 83Ω Transmission Line Delay	W.100		W.100	V.C	2.5	ns	83Ω Transmission Line Delay

 Sampled, not 100% tested. M.M.M.TOOX.COL WWW.100Y.COM.TW



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

28F016SA

5.3 **Timing Nomenclature**

All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of five characters. Some common examples are defined below: WWW.100Y.COM

t_{ELQV} time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V) t_{GLQV} time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V) t_{OE} t_{AVQV} time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V) **t**ACC

tas t_{AVWH} time(t) from address (A) valid (V) to WE# (W) going high (H)

Con	Pin Characters	.Com.Ti	Pin States
A	Address Inputs	Y. H. T	High
D	Data Inputs	COL	Low N. N. Co.
Q	Data Outputs	CA	Valid
ONE.	CE# (Chip Enable)	XOV	Driven, but not necessarily valid
10E .	BYTE# (Byte Enable)	10 Z.O	High Impedance
G	OE# (Output Enable)	1.1	M.14. M. 100
W	WE# (Write Enable)	001.0	W.I.M. 1003
Р	RP# (Deep Power-Down Pin)	100Y.	ON.TH WY 100
R	RY/BY# (Ready Busy)	1007	WILLIAM WING
V	Any Voltage Level	M.M.	CO. TW WWW
Y	3/5# Pin	M. In	M.COM. TAI WAYN.
5V	V _{CC} at 4.5V Minimum	M.Io.	A'COM.
3V	V _{CC} at 3.0V Minimum	WW.1	COM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






Figure 7. Transient Input/Output Reference Waveform (V_{CC} = 5.0V ± 10%) for Standard Test Configuration(1)




Figure 8. Transient Input/Output Reference Waveform (V_{CC} = 3.3V ± 10%) High Speed Reference Waveform(2) (V_{CC} = 5.0V ± 5%)

- Testing characteristics for 28F016SA-080/28F016SA-100.
- 2. Testing characteristics for 28F016SA-070/28F016SA-120/28F016SA-150.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

28F016SA




Figure 9. Transient Equivalent Testing Load Circuit (V_{CC} = 5.0V ± 10%)




Figure 10. Transient Equivalent Testing Load Circuit (V_{CC} = 3.3V ± 10%)




Figure 11. High Speed Transient Equivalent Testing Load Circuit (V_{CC} = 5.0V ± 5%)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE 5.4

	WW.1	Temp	Co	mm	Exte	nded	TATIVI.	TOON. COM'LA
Sym	Parameter	Notes	Тур	Max	Тур	Max	Units	Test Conditions
I _{IL}	Input Load Current	1001	COR	± 1	N	± 1	μA	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} or GND$
ILO	Output Leakage Current	1,100	į.Cu	± 10	W	± 10	μA	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or GND
Iccs	V _{CC} Standby Current	1,5,6	50	100	70	250	μА	$V_{CC} = V_{CC}$ Max CE_0 #, CE_1 #, RP #, $= V_{CC}$: 0.2V BYTE#, WP#, 3/5# = V_{CC} \pm 0.2V or GND \pm 0.2V
	M.TW V	MAN.	100	4 O	1)M.	10	mA	$V_{CC} = V_{CC}$ Max CE_0 #, CE_1 #, RP # = V_{IH} BYTE#, WP #, $3/5$ # = V_{IH} or V_{IL}
ICCD	V _{CC} Deep Power- Down Current	W1W	N 1	5	3	35	μA	$RP\# = GND \pm 0.2V$ $BYTE\# = GND \pm 0.2V \text{ or }$ $V_{CC} \pm 0.2V$
I _{CCR} 1	V _{CC} Read Current	1,4,5	30	35	30 C	40 0 M 0 M 0 M	mA	$\begin{array}{l} V_{CC} = V_{CC} \; \text{Max} \\ \text{CMOS: } CE_0\#, \; CE_1\# = \\ \text{GND} \pm \; 0.2 \text{V}, \; \text{BYTE\#} = \\ \text{GND} \pm \; 0.2 \text{V} \; \text{or } V_{CC} \pm \\ 0.2 \text{V}, \; \text{Inputs} = \; \text{GND} \pm \\ 0.2 \text{V} \; \text{or } V_{CC} \pm \; 0.2 \text{V} \\ \text{TTL: } \; CE_0\#, \; CE_1\# = \; V_{IL}, \\ \text{BYTE\#} = \; V_{IL} \; \text{or } V_{IH}, \\ \text{Inputs} = \; V_{IL} \; \text{or } V_{IH} \\ \text{f} = 8 \; \text{MHz}, \; I_{OUT} = 0 \; \text{mA} \end{array}$
Iccr2	V _{CC} Read Current	1,4,5	15	20	15 N.10	25	mA COM	$\label{eq:Vcc} \begin{array}{ll} V_{CC} = V_{CC} \; \text{Max} \\ \text{CMOS: CE}_0\#, \; \text{CE}_1\# = \\ \text{GND} \pm 0.2 \text{V, BYTE}\# = \\ \text{GND} \pm 0.2 \text{V or } V_{CC} \pm \\ 0.2 \text{V, Inputs} = \text{GND} \\ 0.2 \text{V or } V_{CC} \pm 0.2 \text{V} \\ \text{TTL: CE}_0\#, \; \text{CE}_1\# = \text{V}_{IL}, \\ \text{BYTE}\# = \text{V}_{IL} \; \text{or } \text{V}_{IH}, \\ \text{Inputs} = \text{V}_{IL} \; \text{or } \text{V}_{IH} \\ \text{f} = 4 \; \text{MHz, I}_{OUT} = 0 \; \text{mA} \end{array}$
Iccw	V _{CC} Program Current for Word or Byte	1.T	8	12	8	12	mA	Program in Progress
I _{CCE}	V _{CC} Block Erase Current	1	6	12	6	12	mA	Block Erase in Progress
I _{CCES}	V _{CC} Erase Suspend Current	1,2	3	6	3	6	mA	CE ₀ #, CE ₁ # = V _{IH} Block Erase Suspended



WWW.100Y.COM.TW DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE 5.4 WWW.IC

TIN	WWW.	Temp	Co	mm	Exte	nded	WW	100 Y. COM
Sym	Parameter	Notes	Тур	Max	Тур	Max	Units	Test Conditions
I _{PPS}	V _{PP} Standby/	1902	±.1	± 10	± 1	± 10	μA	V _{PP} ≤ V _{CC}
I _{PPR}	Read Current	100°	65	200	65	200	μA	V _{PP} > V _{CC}
I _{PPD}	V _{PP} Deep Power- Down Current	10	0.2	5	0.2	5	μΑ	RP# = GND ± 0.2V

W.100Y.COM.TW

WWW.1003

WWW.100Y.COM.

WW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

OY.COM.TW



5.4 DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE (Continued)

 $V_{CC} = 3.3V \pm 10\%$, $T_{A} = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$ 3/5# = Pin Set High for 3.3V Operations

	MM. 100X	Temp	Com	m/Exte	nded		Onr. COM'IA
Sym	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I _{PPW}	V _{PP} Program Current for Word or Byte	V.10	T.M	10	15	mA	V _{PP} = V _{PPH} Program in Progress
I _{PPE}	V _{PP} Block Erase Current	1	OM.	4	10	mA	V _{PP} = V _{PPH} Block Erase in Progress
I _{PPES}	V _{PP} Erase Suspend Current	1001	CO_{M}	65	200	μA	V _{PP} = V _{PPH} Block Erase Suspended
VIL	Input Low Voltage	100	-0.3	11.	0.8	V	MM. To. COM
VIH	Input High Voltage	M.100	2.0	OM.	V _{CC} + 0.3	V	MMM·100X·CO
V _{OL}	Output Low Voltage	WW.10	01.	CO_{M}	0.4	V	V _{CC} = V _{CC} Min I _{OL} = 4 mA
V _{OH1}	Output High Voltage	WW.	2.4	COJ	1. ·	NV	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.0 mA$
V _{OH2}	COM.TW	WWW	V _{CC} -0.2	Y.CO	M.	V	$V_{CC} = V_{CC} Min$ $I_{OH} = -100 \mu A$
V _{PPL}	V _{PP} during Normal Operations	3	0.0	OY.	6.5	V	MAN 100
V _{PPH}	V _{PP} during Program/ Erase Operations	3	11.4	12.0	12.6	V	WW.10
V _{LKO}	V _{CC} Program/Erase Lock Voltage		2.0	100.	J CO	V	N WWW.

NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 3.3V, V_{PP} = 12.0V, T = 25°C. These currents are valid for all product versions (product version
- l_{CCES} is specified with the device deselected. If the device is read while in erasesuspend mode, current draw is the sum of l_{CCES} and l_{CCR}.
- Block erases, word/byte programs and lock block operations are inhibited when $V_{PP} = V_{PPL}$ and not guaranteed in the range between V_{PPH} and V_{PPL}.
- Automatic Power Savings (APS) reduces I_{CCR} to less than 1 mA in static operation.
- CMOS Inputs are either $V_{CC} \pm 0.2 \text{V}$ or GND $\pm 0.2 \text{V}$. TTL Inputs are either V_{IL} or V_{IH} .
- Standby current levels are not reached when putting the chip in standby mode immediately after reading the page buffer. Default the device into read array or read Status Register mode before entering standby to ensure standby current levels.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

28F016SA

DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE

	WW TN 1	Temp	Co	mm	Exte	nded		TOOL COWILL
Sym	Parameter	Notes	Тур	Max	Тур	Max	Units	Test Conditions
IIL T	Input Load Current	70107	CO	± 1	N KN	± 1	μΑ	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or GND
ILO	Output Leakage Current	N.1100	y.C	± 10	TW	± 10	μA	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or GND
Iccs	Vcc Standby Current	1,5,6	50	100	70	250	μА	V _{CC} = V _{CC} Max CE ₀ #, CE ₁ #, RP# = V _{CC} 0.2V BYTE#, WP#, 3/5# = V _{CC} ± 0.2V or GND ± 0.2V
	M.TW V	WWW	2	4	2	10	mA	$\begin{array}{c} V_{CC} = V_{CC} \; \text{Max} \\ CE_0\#, \; CE_1\#, \; RP\# = V_{IH} \\ \text{BYTE\#, WP\#, 3/5\# = V_{IH}} \\ \text{or } V_{IL} \end{array}$
Iccd	V _{CC} Deep Power- Down Current	1	11	5	10	60	μA	$RP\# = GND \pm 0.2V$ $BYTE\# = GND \pm 0.2V \text{ or }$ $V_{CC} \pm 0.2V$
ICCR1	V _{CC} Read Current	1,4,5	50	60	55	0M 0M 00M (.CO	mA TW VITV OMIT	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
Iccr2	V _{CC} Read Current	1,4,5	30	35	30	100 X	mA COO	$\label{eq:Vcc} \begin{array}{l} V_{CC} = V_{CC} \; \text{Max} \\ \text{CMOS: CE}_0\#, \; \text{CE}_1\# = \\ \text{GND} \pm 0.2 \text{V, BYTE}\# : \\ \text{GND} \pm 0.2 \text{V or } \text{V}_{CC} \pm \\ 0.2 \text{V, Inputs} = \text{GND} \pm \\ 0.2 \text{V or } \text{V}_{CC} \pm \\ 0.2 \text{V or } \text{V}_{CC} \pm \\ \text{U.2 V or } \text{V}_{IL}, \\ \text{SYTE}\# = \text{V}_{IL} \; \text{or } \text{V}_{IH}, \\ \text{Inputs} = \text{V}_{IL} \; \text{or } \text{V}_{IH} \\ \text{f} = 5 \; \text{MHz, I}_{OUT} = 0 \; \text{mA} \end{array}$
I _{CCW}	V _{CC} Program Current for Word or Byte	.OM.	25	35	25	35	mA	Program in Progress
I _{CCE}	V _{CC} Block Erase Current	1 M	18	25	18	25	mA	Block Erase in Progress
ICCES	V _{CC} Erase Suspend Current	1,2	5	10	5	10	mA	CE ₀ #, CE ₁ # = V _{IH} Block Erase Suspended



WWW.100Y.COM.TW

WWW.100Y.COM.T 5.5 DC Characteristics: COMMERCIAL AND EXTENDED TEMPERATURE

TV	WWW.	Temp	Co	mm	Exte	nded	MM.	100Y.CO
Sym	Parameter	Notes	Тур	Max	Тур	Max	Units	Test Condition
I _{PPS}	V _{PP} Standby/Read	1	(±1	± 10	± 1	± 10	μA	V _{PP} ≤ V _{CC}
I _{PPR}	Current	W.Inc	65	200	65	200	μA	V _{PP} > V _{CC}
I _{PPD}	V _{PP} Deep Power- Down Current	1110	0.2	5	0.2	5	μΑ	RP# = GND ± 0.2V

WWW.100Y

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

28F016SA

DC Characteristics: COMMERCIAL AND EXTENDED 5.5 **TEMPERATURE**

(Continued)

 $V_{CC} = 5.0V \pm 10\%$, $5.0V \pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$ 3/5# Pin Set Low for 5V Operations

	W .1001	Temp	Com	m/Exte	nded	WW.	TOO TOOM.
Sym	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I _{PPW}	V _{PP} Program Current for Word or Byte	1.C	MIT	7	12	mA	V _{PP} = V _{PPH} Program in Progress
I _{PPE}	V _{PP} Block Erase Current	1007.0	OM.	5	10	mA	V _{PP} = V _{PPH} Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1017	· (°0)	65	200	μA	V _{PP} = V _{PPH} Block Erase Suspended
VIL	Input Low Voltage	100	-0.5	Γ . V	0.8	V	W.100 1
V _{IH}	Input High Voltage	W.100	2.0	OM:	V _{CC} +0.5	V	WWW.100Y.CC
VoL	Output Low Voltage	WW.10	001	COM	0.45	V	$V_{CC} = V_{CC}$ Min $I_{OL} = 5.8$ mA
V _{OH1}	Output High Voltage	WW.	0.85 V _{CC}	CO	M.T	N V	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$
V _{OH2}	COMTA		V _C C -0.4	Y.C.	OM.	V	$V_{CC} = V_{CC} \text{ Min}$ $I_{OH} = -100 \mu\text{A}$
V _{PPL}	V _{PP} during Normal Operations	3	0.0	01.	6.5	V	MMM.100
V _{PPH}	V _{PP} during Program/ Erase Operations	W	11.4	12.0	12.6	V	WWW.I
V _{LKO}	V _{CC} Program/Erase Lock Voltage	V	2.0	v.100	Y.CO	V	N WWW

NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 5.0V, V_{PP} = 12.0V, T = 25°C. These currents are valid for all product versions (package and speeds).
- V.100Y.COM.TW I_{CCES} is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of 2. I_{CCES} and I_{CCR}.
- Block erases, word/byte programs and lock block operations are inhibited when $V_{PP} = V_{PPL}$ and not guaranteed in the 3. range between VPPH and VPPL.
- Automatic Power Saving (APS) reduces I_{CCR} to less than 2 mA in static operation.
- CMOS Inputs are either $V_{CC} \pm 0.2 \text{V}$ or GND $\pm 0.2 \text{V}$. TTL Inputs are either V_{IL} or V_{IH} .
- WWW.100Y.COM.T Standby current levels are not reached when putting the chip in standby mode immediately after reading the page buffer. 6. Default the device into read array or read Status Register mode before entering standby to ensure standby current levels.



COMMERCIAL AND EXTENDED TEMPERATURE(1) 3V ± 10%, T_A = 0°C to +70°C, -40°C to ±85°C 5.6

 $V_{CC} = 3.3V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

	WW. 100	Temp		Comn	nercial		Exte	nded	N
	MMM.Too	Speed	1	20	V-1	50	00 Y1	50	W
Sym	Parameter	Vcc	NI.	XX	3.3V	± 10%	oot!	$CO_{j_{1}}$	Units
	WWW.1	Load	$0_{M_{1}}$	- 1	50	pF	100	CON	
	W WW.	Notes	Min	Max	Min	Max	Min	Max	V.T.
t _{AVAV}	Read Cycle Time	100 x.	120	LA	150	111	150	-7 C	ns
t _{AVQV}	Address to Output Delay	V.1003		120		150	W.10	150	ns
tELQV	CE# to Output Delay	200	Y	120	N	150	-TXN.1	150	ns
t _{PHQV}	RP# High to Output Delay	NW.10	OY.C	620	W AND	750		750	ns
t _{GLQV}	OE# to Output Delay	2	00 1.	45	7 1	50		50	ns
t _{ELQX}	CE# to Output in Low Z	3	100	CON	0		0	N.100	ns
t _{EHQZ}	CE# to Output in High Z	3	1 100	30	T.TW	35	W.	35	ns
t _{GLQX}	OE# to Output in Low Z	3	0	Y.Co	0		0	N Y	ns
t _{GHQZ}	OE# to Output in High Z	3	71	15	- N T	20	V	20	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0	100X.	COM	TW	0	MM	ns
t _{FLQV}	BYTE# to Output Delay	3	MAA	120	 CO	150	J	150	ns
t _{FLQZ}	BYTE# Low to Output in High Z	3	WW	30	OY.C	40	N	40	ns
telfl telfh	CE# Low to BYTE# High or Low	3	W	5	00Y.C	5	LM.	5	ns

For Extended Status Register Reads

or Exter	nded Status Register Reads	MM	N.1007	V.COI	I.TW		W
	MAN-TONE	Temp	Comn	nercial	Extended		W
	MN.100 1. COM: 1 1.	Speed	V.V.74	20	$0_{M_{\rm F}}$ -1	50	
Symbol	Parameter	V _{CC} Load	-TXN .1	Units			
	WWW. TOOY. CO. TW		50 pF				
	WWW.IOOV.COM.	Notes	Min	Max	Min	Max	
t _{AVEL}	Address Setup to CE# Going Low	3,4	0	1.10	00	TV	ns
t _{AVGL}	Address Setup to OE# Going Low	3,4	0	W.100	0-0	Mrs	ns

32

SEE NEW DESIGN RECOMMENDATIONS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



WWW.100Y.COM.TW 5.6 **AC Characteristics—Read Only Operations:** COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)

 V_{CC} = 5.0V ± 10%, 5.0V ± 5%, T_A = 0°C to +70°C. -40°C to +85°C

TW	WWW	Speed	TT	70	11-	80	00 X -1	00	
Sym	Parameter	Vcc	5.0V	± 5%V	5.0V ±	10%V	5.0V ±	: 10%V	Units
M.r.	N NWW.1	Load	30	pF	50	pF	50)%	TV
OM^{T}	W.	Notes	Min	Max	Min	Max	Min	Max	M. T.
t _{AVAV}	Read Cycle Time	100 7	70	'I A	80	- 1XX	100	*1 CC	ns
t _{AVQV}	Address to Output Delay	W.1003		70	1	80	.W.10	100	ns
tELQV	CE# to Output Delay	2 00	1.00	70		80	- TXV .)	100	ns
t _{PHQV}	RP# to Output Delay	110	OXIC	400		480	W	550	ns
t _{GLQV}	OE# to Output Delay	2	ony.C	30	TW	35	MIN A.	40	ns
t _{ELQX}	CE# to Output in Low Z	3	0	CO_{Dx}	0		0	1.5	ns
t _{EHQZ}	CE# to Output in High Z	3	100	25	TV	30	WW	30	ns
t _{GLQX}	OE# to Output in Low Z	3	0	s/ CO	0	J	0	M.T.	ns
t _{GHQZ}	OE# to Output in High Z	3	41.10	15	M_{T}	15	4	15	ns
toH	Output Hold from	3	0 1	Ox.	0	N I	0	WW	ns
W.1	Address, CE# or OE# Change, Whichever Occurs First	W	WW.	00X.	CO_{M}	TW		WW	W.100
t _{FLQV}	BYTE# to Output Delay	3	NWN	70	CON	80		100	ns
t _{FLQZ}	BYTE# Low to Output in High Z	3	WW	25	Y.CO	30	N	30	ns
t _{ELFL}	CE# Low to BYTE# High or Low	3	WW	5	OY.C	5	N	5	ns

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW



For Extended Status Register Reads

Versions(5)		Temp	Commercial 30 pF 28F016SA-070 ⁽⁶⁾		Comn	nercial	Com	Units	
		Load			50	pF	50 pF		
		V _{CC} ± 5%				INW.			
		V _{CC} ± 10%			28F016SA-080(7)		28F016SA-100(7)		LV
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max	JA
t _{AVEL}	Address Setup to CE# Going Low	3,4	N.CC	MTW	0	MM	W.000	N.CO	ns
t _{AVGL}	Address Setup to OE# Going Low	3,4	000	COM.T	0	W	0	ON.C.	ns

NOTES:

- See AC Input/Output Reference Waveforms for timing measurements, Figures 7 and 8.
- 100 1. 3. Sampled, not 100% tested. 2. OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV.

 - 4. This timing parameter is used to latch the correct BSR data onto the outputs.
 - Device speeds are defined as:

70/80 ns at $V_{CC} = 5.0V$ equivalent to

120 ns at $V_{CC} = 3.3V$

100 ns at $V_{CC} = 5.0V$ equivalent to

150 ns at $V_{CC} = 3.3V$

- 6. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for High Speed Test Configuration.
- 7. See Standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw






Figure 12. Read Timing Waveforms WWW.100Y.COM.TW WWW.100Y.COM.TV

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw






Figure 13. BYTE# Timing Waveforms

WWW.100Y.CO

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

28F016SA

5.7 Power-Up and Reset Timings: COMMERCIAL/EXTENDED TEMPERATURE




Figure 14. V_{CC} Power-Up and RP# Reset Waveforms

Symbol	Parameter	Notes	√ Min	Max	Unit
t _{PLYL}	RP# Low to 3/5# Low (High)	COM	0	V	μs
t _{YLPH} t _{YHPH}	3/5# Low (High) to RP# High	COM	2		μs
t _{PL5V}	RP# Low to V _{CC} at 4.5V minimum (to V _{CC} at 3.0V min or 3.6V max)	2	0		μs
t _{PHEL3}	RP# High to CE# Low (3.3V V _{CC})	1.CO	500	V	ns
t _{PHEL5}	RP# High to CE# Low (5V V _{CC})	1, C	330	κN	ns
t _{AVQV}	Address Valid to Data Valid for V _{CC} = 5V ± 10%	3	$O_{W'}$	80	ns
t _{PHQV}	RP# High to Data Valid for V _{CC} = 5V ± 10%	1 3	Mon	480	ns

NOTES:

CE₀#, CE₁# and OE# are switched low after Power-Up.

- 1. The tyLPH/tyHPH and tPHEL3/tPHEL5 times must be strictly followed to guarantee all other read and program specifications.
- 2. The power supply may start to switch concurrently with RP# going low.
- The address access time and RP# high to data valid time are shown for 5V V_{CC} operation of the 28F016SA-080. Refer to
 the AC Characteristics Read Only Operations for 3.3V V_{CC} and all other speed options.

28F016SA WWW.1001Y.COM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WWW.100Y.COM.

5.8 AC Characteristics for WE#–Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE⁽¹⁾

 $V_{CC} = 3.3V \pm 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

TW	WW. 1007.CO	Temp	C	ommer	cial	Com	m/Exte	nded	N
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Units
t _{AVAV}	Write Cycle Time	OM	120		WW	150	N.C	OME	ns
t∨PWH	V _{PP} Setup to WE# Going High	3	100		WW	100	ov.	$\mathbb{C}_{\mathbf{O}_{Nr}}$	ns
tPHEL	RP# Setup to CE# Going Low	τCOM	480		- 1	480	UO -	$CO_{\overline{D}}$	ns
t _{ELWL}	CE# Setup to WE# Going Low	COL	10	e T	7	10	700	7 (0	ns
t _{AVWH}	Address Setup to WE# Going High	2,6	75	N		75	1.700	N.C	ns
tovwh	Data Setup to WE# Going High	2,6	75	WI		75	W.L.	00Y.	ns
t _{WLWH}	WE# Pulse Width	1001	75	TW		75	N 1	1001	ns
t _{WHDX}	Data Hold from WE# High	2	10	TI		10	W.	100	ns
t _{WHAX}	Address Hold from WE# High	2	10	Mr.	V	10	MM	1	ns
t _{WHEH}	CE# Hold from WE# High	M.In.	10	DMr.	TV.	10	WW	N.I.	ns
t _{WHWL}	WE# Pulse Width High	NW.M	45	O_{M}	TXXI	75		1111.7	ns
tghwl	Read Recovery before Write	WW.	0	co^{N}	. 1	0		WW.	ns
t _{WHRL}	WE# High to RY/BY# Going Low	MMM	100,7	Z.CO	100	N		100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0	07.C	OM.	0		WW	ns
t _{PHWL}	RP# High Recovery to WE# Going Low	W	11.1	1001	CO_{N_1}	1 1 TW		W	μs
twHGL	Write Recovery before Read	TV.	95	100	I.Co.	120			ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0	N.10	M.CC	0	N		μs
twHQV1	Duration of Word/Byte Program Operation	4,5	5	9	Note 7	5	9	Note 7	μs
t _{WHQV2}	Duration of Block Erase Operation	4	0.3	W	10	0.3	M.T	10	sec



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

28F016SA

AC Characteristics for WE#-Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)

 $V_{CC} = 5.0V \pm 10\%$, $5.0V \pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

		Temp	CU	mmerc	The state of the s	Cu	mmer	Clai		omm/E	:Χt	Ń.
	Versions	V _{CC} ± 5%	28⊦	016SA	-070		- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	WW.	100 -	, co	M·	Unit
VIIV		V _{CC} ± 10%	1	Mo	TW		016SA			016SA		l. Y
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	TV
t _{AVAV}	Write Cycle Time	NW W.	70		M.T	80	-1	VIN	100	07.4	CO_J	ns
t _{VPWH}	V _{PP} Setup to WE# Going High	3	100	y.C	OM.T	100		W	100	700	I.CO	ns
t _{PHEL}	RP# Setup to CE# Going Low	MM	480	001	CON	480	N		480	N.10	00X.	ns
t _{ELWL}	CE# Setup to WE# Going Low	1/	0	100°	N.C	0.7	IM		0	NW	700, 700,	ns
t _{AVWH}	Address Setup to WE# Going High	2,6	50	W.1	100 J 10 J	50	LTV M.T	N	50	NW	N.10	ns
t _{DVWH}	Data Setup to WE# Going High	2,6	50	WW	100°	50	M.T.M.C.	TW	50	W	WW	ns
t _{WLWH}	WE# Pulse Width	LTW	40	NN	W.1	50		LTV	50		OW	ns
t _{WHDX}	Data Hold from WE# High	2	0	W	NW.	100	I.CO	DM.	0		W	ns
t _{WHAX}	Address Hold from WE# High	ON T	10		NW	10	ON.		10	N		ns
t _{WHEH}	CE# Hold from WE# High	I.COM.	10		W	10	100. Inn 2	Y.CO	10	W		ns
t _{WHWL}	WE# Pulse Width High	M.COM	30	-1	V	30	N.10	N.C	50	TW	ſ	ns
t _{GHWL}	Read Recovery before Write	700X.CO	0	N		0	W.1	$\frac{700 \text{ Å}}{20 \text{ Å}}$	0	M.T	N	ns

28F016SA

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WWW.100Y.COM.

5.8 AC Characteristics for WE#–Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)

 $V_{CC} = 5.0V \pm 10\%$, $5.0V \pm 5\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $-40^{\circ}C$ to $+85^{\circ}C$

		Temp	Co	mmer	cial	Co	mmer	cial	С	omm/E	xt	κT
TW	Versions	Vcc ± 5%	28F	016SA	-070		111.4	-111	r_{00x}	-	$M_{J_{\alpha}}$	Unit
		V _{CC} ± 10%	Y.C.	~ N/	TW	28F	016SA	-080	28F	016SA	-100	N
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	TW
t _{WHRL}	WE# High to RY/BY# Going Low	WWW.	100 <u>7</u>	CO ₂	100	N	4	100	W.1	Voor Voor	100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	WW.	N.100	100°	CON	TO LTV M.T.	7 7	N		N.10,	100X 10X.C 1X.C	ns
t _{PHWL}	RP# High Recovery to WE# Going Low	N V		N.10	20.X 2.X.C.		TW LTW	N	11		N.10	μs
t _{WHGL}	Write Recovery before Read	W	60	NW.	100	65	DM.	W	80	W	MM.	ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	VIIV VIIV VIIV	0	NN.	MM: M:17	0 .00 X 100 X	OM CO ^R V.C ^O	T.IV T.M.	0 N W		WAN WAN	μs
t _{WHQV} 1	Duration of Word/Byte Program Operation	4,5	4.5	6	Note 7	4.5	6.00	Note 7	4.5	6	Note 7	μs
t _{WHQV} 2	Duration of Block Erase Operation	y con	0.3		10	0.3	N.10	10	0.3	TW	10	sec



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

28F016SA

NOTES:

CE# is defined as the latter of CE₀# or CE₁# going low or the first of CE₀# or CE₁# going high.

- 1. Read timings during data program and block erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Data program/block erase durations are measured to valid Status Register data.
- 5. Word/byte program operations are typically performed with 1 programming pulse.
- 6. Address and data are latched on the rising edge of WE# for all command write operations.
- This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel sales office for more information.




Figure 15. AC Waveforms for Command Write Operations

28F016SA

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



5.9 AC Characteristics for CE#-Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE(1)

Sym	Parameter	Temp Speed	* 1	-120	ATAN V	1.100	omm/E -150	<u> </u>	Unit
1.7.	Marines 100 x 5	Notes	Min	Тур	Max	Min	Тур	Max	T A.
t _{AVAV}	Write Cycle Time	COM	120		-11	150		COM	ns
t _{VPEH}	V _{PP} Setup to CE# Going High	3	100			100	100	CO_{0}	ns
t _{PHWL}	RP# Setup to WE# Going Low	-CO1	480	- 7	N.	480	700	-7 (ns
twlel	WE# Setup to CE# Going Low	1.0	0	N		0	$N.10^{\circ}$	13.	ns
taveh	Address Setup to CE# Going High	2,6	75			75	W.1	07.	ns
t _{DVEH}	Data Setup to CE# Going High	2,6	75	, L		75	WW.	100	ns
t _{ELEH}	CE# Pulse Width	1001.	75	$T_{i,T,A}$	-k.T	75	TWW	700	ns
t _{EHDX}	Data Hold from CE# High	2	10	M.I.		10		N.100	ns
t _{EHAX}	Address Hold from CE# High	200	10	M.T		10	MA	W.10	ns
t _{EHWH}	WE Hold from CE# High	×110	10		IM	10	MA	-xxi 1	ns
t _{EHEL}	CE# Pulse Width High	MAN	45	Or	WT	75	W	MA	ns
t _{GHEL}	Read Recovery before Write	MM.	0	C_{O_D}	TV	0		MAN	ns
tehrl	CE# High to RY/BY# Going Low	NWW	To	V.CO	100	N		100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	V.10	y.C	OM;	0		WW	ns
t _{PHEL}	RP# High Recovery to CE# Going Low	W	1.1	1001	COM	1		T.	μs
tengl	Write Recovery before Read	V	95	400	T.CO	120	N	4	ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	~	0	W.10	ov.Co	0	TW		μs
t _{EHQV1}	Duration of Word/Byte Program Operation	4,5	5	9	Note 7	5	9	Note 7	μs
t _{EHQV2}	Duration of Block Erase Operation	4	0.3	NAM	10	0.3	T.M	10	sec



AC Characteristics for CE#-Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)

 $V_{CC} = 5.0 \text{ to } 10\%$, $5.0 \pm 5\%$, $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, -40°C to $+85^{\circ}\text{C}$

		Temp	Co	mmer	cial	Co	mmer	cial) C	omm/E	Ext	
	Versions	V _{CC} ± 5%	28F	016SA	-070		WV	144.5	. 005	(,CO	1	Un
		V _{CC} ± 10%	J CC	Mr	-XX	28F	016SA	-080	28F	016SA	-100	
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{AVAV}	Write Cycle Time	MMM.10	70	COM	.T	80		WW	100	00.X	COV	ns
tvpeh	V _{PP} Setup to CE# Going High	3	100	Y.C	M.T	100		W	100	100	Y.C	ns
tphwL	RP# Setup to WE# Going Low	3	480	ov.C	CO_N	480	N		480	W.1	You.	ns
twlel	WE# Setup to CE# Going Low	WV	0	1005	.co	0	W		0		100	ns
t _{AVEH}	Address Setup to CE# Going High	2,6	50	V.100	0.X.C	50	TW		50		N.10	ns
t _{DVEH}	Data Setup to CE# Going High	2,6	50	W.	007	50	M.T	N	50	W	NW.	ns
t _{ELEH}	CE# Pulse Width	TW	40	WW	N.10	50	OM	TW	50	V	WV	ns
t _{EHDX}	Data Hold from CE# High	2	0		W.1	0	CO_j	LTY	0		W	ns
t _{EHAX}	Address Hold from CE# High	2	10	W	NW.	10	I.CC	M.	10		W	ns
t _{EHWH}	WE# Hold from CE# High	OM.TW	10	V		10	N.C	OM	10	J		ns
t _{EHEL}	CE# Pulse Width High	$CO_{M,1,A}$	30		W	30	100 ₂	.CO	50	N		ns
tGHEL	Read Recovery before Write	I.COM.	0		W	0	100	Y.CC	0	IM		ns
t _{EHRL}	CE# High to RY/BY# Going Low	MY.COM		N	100	NN	N.10	100	CON	T.T	100	ns

SEE NEW DESIGN RECOMMENDATIONS



5.9 AC Characteristics for CE#-Controlled Command Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)

 V_{CC} = 5.0 to 10%, 5.0V ± 5%, T_A = 0°C to +70°C, -40°C to +85°C

IN	Man	Temp	Co	mmer	cial	Co	mmer	cial	C	omm/E	xt	. 41
	Versions	Vcc ± 5%	28F	016SA	-070			TXX	100,		M.T	Unit
		V _{CC} ± 10%	I.C.	- 7 (WI	28F	016SA	-080	28F	016SA	-100	TW
Sym	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	TV
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	MMM.T	001	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	TING N.TV	TW O		W.	0	N.100 100, 00,X	7.CO	ns
t _{PHEL}	RP# High Recovery to CE# Going Low	MM	110 N 1	00.Y	CON	1	N		1	W.10	001	μs
t _{EHGL}	Write Recovery before Read	W	60	100	J C	65			80	WW	100	μs
tQVVL	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	N	0	M.70	1007 007. 07.0			N	0	W.	NN:	μs
tehqv1	Duration of Word/Byte Program Operation	4,5	4.5	6	Note 7	4.5	6	Note 7	4.5	6	Note 7	μs
t _{EHQV2}	Duration of Block Erase Operation	M.T4	0.3	W	10	0.3	Y.CC	10	0.3		10	sec

NOTES

CE# is defined as the latter of CE₀# or CE₁# going low or the first of CE₀# or CE₁# going high.

- 1. Read timings during data program and block erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Data program/block erase durations are measured to valid Status Register data.
- 5. Word/byte program operations are typically performed with 1 programming pulse.
- 6. Address and data are latched on the rising edge of CE# for all command write operations.
- This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel sales office for more information.

44

SEE NEW DESIGN RECOMMENDATIONS






Figure 16. Alternate AC Waveforms for Command Write Operations

SEE NEW DESIGN RECOMMENDATIONS

45



WWW.100Y.COM.T AC Characteristics for Page Buffer Write Operations: 5.10 COMMERCIAL AND EXTENDED TEMPERATURE(1)

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.C

Sym	Parameter	Temp Speed	Co	-120	ciai	100.0	omm/E –150	:Xt	ι
TW	WWW.TION.Co	Notes	Min	Тур	Max	Min	Тур	Max	V
t _{AVAV}	Write Cycle Time	TIM	120		M.	150	N.C	Mo	r
telwl	CE# Setup to WE# Going Low	7 1 T	10		WW	10	10 X.		r
tavwL	Address Setup to WE# Going Low	3	0		WV	0	You	Cox	n
t _{DVWH}	Data Setup to WE# Going High	2	75		W	75	.00	('Co	n
twLwH	WE# Pulse Width	CO_{M}	75	ĺ		75	To	V.C	r
t _{WHDX}	Data Hold from WE# High	2	10	cal .		10	N.In	N C	On
t _{WHAX}	Address Hold from WE# High	2	10	¥*		10	W.1	JU = - 1	n
twhen	CE# Hold from WE# High	10 x	10	LAA		10	TIW.	100 x	n
t _{WHWL}	WE# Pulse Width High	00X.C	45	TW		75	V 1	700.	n
t _{GHWL}	Read Recovery before Write	1007	0	TY		0	M.	si 10 ⁽	n
twHGL	Write Recovery before Read	1005	95	T	N	120	WW	-11	n

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW

100Y.COM.TW

Http://www.100y.com.tw

WWW.100Y.C

WWW.100Y.COM.TW



5.10 AC Characteristics for Page Buffer Write Operations: COMMERCIAL AND EXTENDED TEMPERATURE(1) (Continued)

 V_{CC} = 5.0V ± 10%, 5.0V ± 5%, T_A = 0°C to +70°C, -40°C to +85°C

Sym	Parameter	Temp Speed	COD	-70	S I		-80	W.3	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	-100	1	Unit
(3,11	, aramoto,	Vcc	5	.0V ± 5	%	5.0	0V ± 10	0%	5.0	0V ± 10) %	V
WII	MAN	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	L.M.
tavav	Write Cycle Time	100	70	. oV	TW	80	V		100	24.	Mor	ns
t _{ELWL}	CE# Setup to WE# Going Low	WW.1	0		LTV	0	4	NV	0	00X	CO	ns
t _{AVWL}	Address Setup to WE# Going Low	3	0	V.CC	M_{1}	0		W	0	100	Y.CC	ns
t _{DVWH}	Data Setup to WE# Going High	2	50	N.C	OM	50	cT.	7	50	N.10	07.C	ns
t _{WLWH}	WE# Pulse Width	MA	40	00 x .	c01	50			50	W.1	00 x.	ns
t _{WHDX}	Data Hold from WE# High	2	0	100,	V.CC	0	W W		0	WW	700 s	ns
t _{WHAX}	Address Hold from WE# High	2	10	1.100	oy.C	10	TW		10	WY	V.10	ns
t _{WHEH}	CE# Hold from WE# High		10	W.1	00 Y.	10	M.T	N	10	NN	VW.	ns
twhwL	WE# Pulse Width High		30	WW	700 700	30	M.	TW	50	W.	WW	ns
t _{GHWL}	Read Recovery before Write	N	0	W	V.10	0.0	$\frac{200}{0^{1/3}}$	LTV	0	1	M)	ns
twhgL	Write Recovery before Read	L.M.	60	NN	VW.	65	CO	M.T	80			ns

NOTES:

- 1. These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.
- Sampled, but not 100% tested.
- Address must be valid during the entire WE# low pulse or the entire CE# low pulse for CE#-controlled writes.






Figure 17. Page Buffer Write Timing Waveforms (Loading Data to the Page Buffer)

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.COM.



5.11 Erase and Word/Byte Write Performance, Cycling Performance and Suspend Latency⁽³⁾

 $V_{CC} = 3.3V \pm 10\%$, $V_{PP} = 12.0V \pm 0.6V$, $T_A = 0$ °C to +70°C

Sym	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
-CVV	Page Buffer Byte Write Time	2,4	TW	3.26	Note 6	μs	COLLIN
1.1	Page Buffer Word Write Time	2,4	- XX	6.53	Note 6	μs	COM
t _{WHRH} 1	Word/Byte Program Time	2	W.r.	9	Note 6	μs	COM
t _{WHRH} 2	Block Program Time	2	M.I.A.	0.6	2.1	sec	Byte Prog. Mode
twhRH3	Block Program Time	2	T.Wo	0.3	1.0	sec	Word Prog. Mode
Obs	Block Erase Time	2	717	0.8	10	sec	001.00
$CO_{M_{2}}$	Full Chip Erase Time	2	CO_{Dx}	25.6	V	sec	1007.Com
Y.CO	Erase Suspend Latency Time to Read	1 1007	CO_{M}	7.0	-	μs	A'100A'COM
N.CC	Auto Erase Suspend Latency Time to Write	W.100	Y.CO	10.0		μs	M:100X:CC
00x.	Erase Cycles	5	100,000	1,000,000	7	Cycles	XW.100

Sym	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
100	Page Buffer Byte Write Time	2,4	100Y	2.76	Note 6	μs	WW 100
M. Fa	Page Buffer Word Write Time	2,4	100	5.51	Note 6	μs	100
t _{WHRH} 1	Word/Byte Program Time	2	11.10	6	Note 6	μs	MMM
twhRH2	Block Program Time	2	M.M.To	0.4	2.1	sec	Byte Prog. Mode
t _{WHRH} 3	Block Program Time	2	XIVI.I	0.2	1.0	sec	Word Prog. Mode
111	Block Erase Time	2		0.6	10	sec	
WWW	Full Chip Erase Time	2	MAL	19.2	.oM	sec	MA
WW	Erase Suspend Latency Time to Read		WW	5.0	$CO_{\overline{N}}$	μs	WW
	Auto Erase Suspend Latency Time to Write	V	WA	8.0	Y.CO	μs	N W
	Erase Cycles	od 5	100,000	1,000,000	V C	Cycles	an an

NOTES:

- 1. +25°C, $V_{CC} = 3.3$ V or 5.0V nominal, $V_{PP} = 12.0$ V nominal, 10K cycles.
- Excludes system-level overhead.
- These performance numbers are valid for all speed versions.
- This assumes using the full Page Buffer to data program to the flash memory (256 bytes or 128 words).
- Typical 1,000,000 cycle performance assumes the application uses block retirement techniques.
- This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel Sales office for more information.

SEE NEW DESIGN RECOMMENDATIONS

49



6.0 DERATING CURVES




Figure 18. I_{CC} vs. Frequency (V_{CC} = 5.5V) for x8 or x16 Operation




Figure 20. I_{CC} vs. Frequency (V_{CC} = 3.6V) for x8 or x16 Operation




Figure 19. Icc during Block Erase




Figure 21. IPP during Block Erase

50

SEE NEW DESIGN RECOMMENDATIONS







Figure 22. Access Time (t_{ACC}) vs. Output Loading



40 mA
5 mA/div
-10 mA
-9.9 μs
5 μs/div
290489-26

Figure 23. IPP during Word Write Operation

Figure 24. IPP during Page Buffer Write Operation

SEE NEW DESIGN RECOMMENDATIONS

51



MECHANICAL SPECIFICATIONS FOR TSOP 7.0




Figure 25. Mechanical Specifications of the 28F016SA 56-Lead TSOP Type 1 Package

100 1.	Family:	Thin Small Outline F	г аскаде	· N.Iv.
Symbol	WIT	Millim	neters	WW.
i.roov.co	Minimum	Nominal	Maximum	Notes
N A C	O _M .	WWW.Ide	1.20	MMM.
A ₁	0.05	W.100	COM	WWW
A ₂	0.965	0.995	1.025	-737
b 100	0.100	0.150	0.200	N
C 100	0.115	0.125	0.135	11/1/
D ₁	18.20	18.40	18.60	N W
EWIN	13.80	14.00	14.20	V V
е	OD TOM:	0.50	Jun COM.	- TI
D	19.80	20.00	20.20	-31
0	0.500	0.600	0.700	TAN
N	100X.CO	56	1007.00	WT. I
Ø	0°	3° W	5°	WILL
Υ	M. M. TO. COM	TW V	0.100	TW
Z	0.150	0.250	0.350	OM

52

SEE NEW DESIGN RECOMMENDATIONS



MECHANICAL SPECIFICATIONS FOR SSOP





Figure 26. Mechanical Specifications of the 56-Lead SSOP Package

Symbol		Millin	neters	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
ON.CO	Minimum V	Nominal	Maximum	Note
A COM	W W	1.80	1.90	MAIN
A1 (0)	0.47	0.52	0.57	WWW
A2	1.18	1.28	1.38	- TVV
В	0.25	0.30	0.40	N
COOX	0.13	0.15	0.20	1/1
D	23.40	23.70	24.00	W
E. To	13.10	13.30	13.50	
e ₁	COM	0.80	OV.COM.	
He	15.70	16.00	16.30	N)
N N 10	OY.COM.TW	56	1001. COM'I	-1
L ₁	0.45	0.50	0.55	
Y	LOON.COM TY	N WW.	0.10	TW
a	2°	3°	4°	TW
b	3°	3°	5° CO	TW
R1	0.15	0.20	0.25	M
R2	0.15	0.20	0.25	$o_{M,T}$

SEE NEW DESIGN RECOMMENDATIONS



9.0 **DEVICE NOMENCLATURE AND ORDERING INFORMATION**



Option	Order Code	V _{CC} = 3.3V ± 10%, 50 pF Load	V _{CC} = 5.0V ± 10%, 100 pF Load	V _{CC} = 5.0V ± 5%, 30 pF Load
100	E28F016SA-070	E28F016SA-120	E28F016SA-080	E28F016SA-070
2	E28F016SA-100	E28F016SA-150	E28F016SA-100	WWW.Ioo
3	DA28F016SA-070	DA28F016SA-120	DA28F016SA-080	DA28F016SA-070
4	DA28F016SA-100	DA28F016SA-150	DA28F016SA-100	M.100;
5	DT28F016SA-100	DT28F016SA-150	DT28F016SA-150	DT28F016SA-150

WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw OM.TW

W.100Y.COM.TW

WWW.100Y.COM



10.0 ADDITIONAL INFORMATION

Order Number	Document/Tool
297372	16-Mbit Flash Product Family User's Manual
290608	Word-Wide FlashFile™ Memory Family 28F160S3, 28F320S3 datasheet
290609	Word-Wide FlashFile™ Memory Family 28F160S5, 28F320S5 datasheet
290598	Byte-Wide Smart 3 FlashFile™ Memory Family datasheet
290597	Byte-Wide Smart 5 FlashFile™ Memory Family datasheet
290429	28F008SA 8-Mbit FlashFile™ Memory Datasheet
292126	AP-377 16-Mbit Flash Product Family Software Drivers 28F016SA, 28F016S 28F016XS, 28F016XD
292144	AP-393 28F016SV Compatibility with 28F016SA
292159	AP-607 Multi-Site Layout Planning with Intel's Flash File™ Components
297408	28F016SA/DD28F032SA Specification Update
297534	Small and Low-Cost Power Supply solution for Intel's Flash Memory Product (Technical Paper)
297508	FLASHBuilder Design Resource Tool

NOTES:

- 1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.
- 2. Visit Intel's World Wide Web home page at http://www.Intel.com for technical documentation and tools.

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM