

June 1999

FDT439N

N-Channel 2.5V Specified Enhancement Mode Field Effect Transistor

General Description

This N-Channel Enhancement mode field effect transistor is produced using Fairchild Semiconductor's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize onstate resistance, and provide superior switching performance. These products are well suited to low voltage, low current applications such as notebook computer power management, battery powered circuits, and DC motor control.


Features

- 6.3 A, 30 V. $R_{DS(on)} = 0.045 \ \Omega \ @V_{GS} = 4.5 \ V$ $R_{DS(on)} = 0.058 \ \Omega \ @V_{GS} = 2.5 \ V$
- Fast switching speed.
- High power and current handling capabitlity in a widely used surface mount package.


Applications

- DC/DC converter
- Load switch
- Motor driving









Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		FDT439N	Units
V _{DSS}	Drain-Source Voltage	WW	30	V
V _{GSS}	Gate-Source Voltage	-137	±8	V
I_D	Drain Current - Continuous	(Note 1a)	6.3	Α
	- Pulsed		20	N
P _D Power Dissipation for	Power Dissipation for Single Operation	(Note 1a)	3 COM	W
	WW. WILOUX.	(Note 1b)	1.3	-1
	WWW.100Y.CO.T.	(Note 1c)	1.1	I W
T _J , T _{stg}	Operating and Storage Junction Temperature Range		-55 to +150	∘C

Thermal Characteristics

$R_{\theta^{JA}}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	42	∘C/W
$R_{\theta^{JC}}$	Thermal Resistance, Junction-to-Case	(Note 1)	12	∘C/W

Package Marking and Ordering Information


Device Marking	Device	Reel Size	Tape Width	Quantity
FDT439N	FDT439N	13"	12mm	2500 units

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

BVDSSDrain-Source Breakdown Voltage $V_{GS} = 0 \text{ V}$, $I_D = 250 \text{ μA}$ 30ΔBVDSS ΔTJBreakdown Voltage Temperature Coefficient $I_D = 250 \text{ μA}$, Referenced to 25°C 40 I_{DSS} Zero Gate Voltage Drain Current $V_{DS} = 24 \text{ V}$, $V_{GS} = 0 \text{ V}$ 40 I_{GSSF} Gate-Body Leakage Current, Forward $V_{GS} = 8 \text{ V}$, $V_{DS} = 0 \text{ V}$ - I_{GSSR} Gate-Body Leakage Current, Reverse $V_{GS} = -8 \text{ V}$, $V_{DS} = 0 \text{ V}$ -On Characteristics $V_{GS(th)}$ Gate Threshold Voltage Temperature Coefficient $V_{DS} = V_{GS}$, $I_D = 250 \text{ μA}$ 0.40.67 $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ Gate Threshold Voltage Temperature Coefficient $I_D = 250 \text{ μA}$, Referenced to 25°C -2.2 $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ Static Drain-Source On-Resistance $V_{GS} = 4.5 \text{ V}$, $I_D = 6.3 \text{ A}$ $V_{GS} = 4.5 \text{ V}$, $I_D = 6.3 \text{ A}$ $V_{GS} = 2.5 \text{ V}$, $I_D = 6.3 \text{ A}$ $V_{GS} = 2.5 \text{ V}$, $I_D = 5.5 \text{ A}$ 0.038 0 0.048 0 $I_{D(on)}$ On-State Drain Current $V_{GS} = 4.5 \text{ V}$, $V_{DS} = 5 \text{ V}$ 10 $I_{D(on)}$ On-State Drain Current $V_{GS} = 4.5 \text{ V}$, $V_{DS} = 5 \text{ V}$ 10 $I_{D(on)}$ On-State Characteristics $I_{C_{ISS}}$ Input Capacitance $V_{DS} = 15 \text{ V}$, $V_{GS} = 0 \text{ V}$, $I_{S} = 1.0 \text{ MHz}$ 500 $I_{C_{ISS}}$ Reverse Transfer Capacitance $I_{S} = 1.0 \text{ MHz}$ 185 $I_{S} = 1.0 \text{ MHz}$ $I_{S} = 1.0 \text{ MHz}$ 185
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{ c c c c } \hline \textbf{I}_{GSSR} & \textbf{Gate-Body Leakage Current, Reverse} & \textbf{V}_{GS} = -8 \text{ V}, \textbf{V}_{DS} = 0 \text{ V} \\ \hline \textbf{On Characteristics} & (\text{Note 2}) \\ \hline \textbf{V}_{GS(th)} & \textbf{Gate Threshold Voltage} & \textbf{V}_{DS} = \textbf{V}_{GS}, \textbf{I}_{D} = 250 \mu A & 0.4 & 0.67 \\ \hline \textbf{\Delta}\underline{\textbf{V}_{GS(th)}} & \textbf{Gate Threshold Voltage} & \textbf{I}_{D} = 250 \mu A, \textbf{Referenced to 25^{\circ}C} & -2.2 \\ \hline \textbf{Temperature Coefficient} & \textbf{V}_{GS} = 4.5 \text{V}, \textbf{I}_{D} = 6.3 \text{A} \\ \textbf{On-Resistance} & \textbf{V}_{GS} = 4.5 \text{V}, \textbf{I}_{D} = 6.3 \text{A} \\ \textbf{On-Resistance} & \textbf{V}_{GS} = 2.5 \text{V}, \textbf{I}_{D} = 6.3 \text{A} \\ \hline \textbf{On-State Drain Current} & \textbf{V}_{GS} = 2.5 \text{V}, \textbf{I}_{D} = 5.5 \text{A} \\ \hline \textbf{I}_{D(on)} & \textbf{On-State Drain Current} & \textbf{V}_{GS} = 4.5 \text{V}, \textbf{V}_{DS} = 5 \text{V} \\ \hline \textbf{Opynamic Characteristics} \\ \hline \textbf{C}_{iss} & \textbf{Input Capacitance} & \textbf{V}_{DS} = 5 \text{V}, \textbf{I}_{D} = 6.3 \text{A} \\ \hline \textbf{C}_{rss} & \textbf{Reverse Transfer Capacitance} \\ \hline \textbf{C}_{rss} & \textbf{Reverse Transfer Capacitance} & \textbf{Input Capacitance} \\ \hline \textbf{Switching Characteristics} & \textbf{(Note 2)} \\ \hline \end{tabular} $
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Dynamic Characteristics Ciss Input Capacitance V _{DS} = 15 V, V _{GS} = 0 V, f = 1.0 MHz 500 mm Coss Output Capacitance 185 mm Crss Reverse Transfer Capacitance 43 mm Switching Characteristics (Note 2)
Coss Output Capacitance f = 1.0 MHz 185 Crss Reverse Transfer Capacitance 43 Switching Characteristics (Note 2) (Note 2)
C _{rss} Reverse Transfer Capacitance 43 Switching Characteristics (Note 2)
Switching Characteristics (Note 2)
t_r Turn-On Rise Time $V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$ 10
t _{d(off)} Turn-Off Delay Time
t _f Turn-Off Fall Time 10
Q_g Total Gate Charge $V_{DS} = 15 \text{ V}, I_D = 6.3 \text{ A},$ 10.7
Q_{gs} Gate-Source Charge $V_{GS} = 4.5 \text{ V}$, 0.9
Q _{gd} Gate-Drain Charge 3.7

VWW.100Y.COM.TW

^{1.} R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



mounted on a 1 in² a) 42° C/W when pad of 2 oz. copper.



b) 95° C/W when mounted on a 0.066 in² pad of 2 oz. copper.



c) 110° C/W when mounted on a minimum mounting pad.

Scale 1: 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2.0%

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-To-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics (continued)

WW.100Y.COM.TW







Figure 7. Gate-Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1. Transient themal response will change depending on the circuit board design.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ QFET™ Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}3} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}6} \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}8} \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.