

August 1986 Revised April 2000

DM74LS161A • DM74LS163A Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The DM74LS161A and DM74LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the DM74LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs LOW, regardless of the levels of clock, load, or enable inputs. The clear function for the DM74LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs LOW after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.

Both count-enable inputs (P and T) must be HIGH to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a highlevel output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. HIGH-to-LOW level transitions at the enable P or T inputs may occur, regardless of the logic level of the clock.


These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.

Features


- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW

Ordering Code:

DM74LS161AN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide DM74LS163AM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow	Order Number	Package Number	Package Description			
DM74LS163AM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow DM74LS163AN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	DM74LS161AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
DM74LS163AN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	DM74LS161AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
	DM74LS163AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.	DM74LS163AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
	Devices also available	e in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.			




WWW.100Y.COM.TW WWW.100Y.COM. **Parameter Measurement Information**



The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_R \leq$ 10 ns, $t_F \leq$ 10 ns.

Vary PRR to measure f_{MAX}


Outputs Q_D and carry are tested at t_{N+16} where t_N is the bit time when all outputs are LOW.



The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega, \, t_R \leq 6$ ns, $t_F \leq 6$ ns. Vary PRR to measure f_{MAX} .

Enable P and enable T setup times are measured at t_{N+0} . WWW.100Y.COM. WWW.100Y.COM.TW





WWW.100Y.COM.TW WWW.100Y.COM.TW Absolute Maximum Ratings(Note 1)

7V Supply Voltage 7V Input Voltage

Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74LS161A Recommended Operating Conditions

Symbol	P	arameter	Min	Nom	Max	Unit
V _{CC}	Supply Voltage	M 100x	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage		2		MW	V
V _{IL}	LOW Level Input	Voltage	COM.	-=T	0.8	V
I _{OH}	HIGH Level Outpu	ut Current	7.	2.44	-0.4	- (mA
I _{OL}	LOW Level Outpu	t Current	VI COM		8	mA
f _{CLK}	Clock Frequency (Note 2)		0	1.7	25	MH
	Clock Frequency	(Note 3)	0	WT	20	MH
t _W	Pulse Width	Clock	20	6	- 11	1111.7
	(Note 2)	Clear	20	9	77	ns
	Pulse Width	Clock	25	OB TON	TV.	11 11
100	(Note 3)	Clear	25	OM		ns
t _{SU}	Setup Time	Data	20	8		144
. W.M.	(Note 2)	Enable P	25	CU 17	a N	ns
	001.	Load	25	15		
	Setup Time	Data	20	V.CO		WW
	(Note 3)	Enable P	30	COM		ns
	ANT.CO	Load	30	07.	1777	
t _H	Hold Time	Data	0	-3	-CVN	43
	(Note 2)	Others	0	-3	M. I	ns
	Hold Time	Data	5	OUX.	W	
	(Note 3)	Others	5	37 C(ns
t _{REL}	Clear Release Tin	ne (Note 2)	20	1007	an.Th	ns
	Clear Release Tin	ne (Note 3)	25	0.7.0	TI	ns
T _A	Free Air Operating	Free Air Operating Temperature		N.100	70	" °C
	F, $R_L=2$ kΩ, $T_A=25$ °C an		W	NW.100'	Y.COM.T	TW

Note 3: $C_L = 50 \text{ pF}, R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5.5\text{V}.$ WWW.100Y.COM.TW

Http://www.100y.com.tw

DM74LS161A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	S	Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$		-31	N.100	-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	N	2.7	3.4	7.CO	V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	1.11	N.	0.35	0.5	V
	IN W	I _{OL} = 4 mA, V _{CC} = Min	1.1.4	77	0.25	0.4	·Mo
	Input Current @ Max	V _{CC} = Max	Enable T	1	MARIN	0.2	
	Input Voltage	V _I = 7V	Clock			0.2	
			Load		M AA .	0.2	mA
	W.I.		Others		TITLE OF	0.1	
I _{IH}	HIGH Level	V _{CC} = Max	Enable T		MA	40	
Inp	Input Current	V ₁ = 2.7V	Clock			40	<1 C.C
			Load		- N	40	μА
	CONL		Others	- XI	411	20	NV.C
III UU J.	LOW Level	V _{CC} = Max	Enable T	-	77	-0.8	10
	Input Current	$V_I = 0.4V$	Clock		11	-0.8	oox.
	· ON The		Load			-0.8	mA
	V.COM	WWW	Others	TW	1	-0.4	1003
Ios	Short Circuit Output Current	V _{CC} = Max (Note 5)	CON	-20		-100	mA
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max (Note 6)	101.	TAN	18	31	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max (Note 7)	-1 (0	1200	19	32	mA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: I_{CCH} is measured with the load HIGH, then again with the load LOW, with all other inputs HIGH and all outputs OPEN.

Note 7: I_{CCL} is measured with the clock input HIGH, then again with the clock input LOW, with all other inputs LOW and all outputs OPEN.

DM74LS161A Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

4/1/	1007.0	From (Input)				$R_L = 2 k\Omega$				
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units			
	1 100 Y.	In h	Min	Max	Min	Max				
f _{MAX}	Maximum Clock Frequency	WIN WIN	25	N.C	20		MHz			
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Ripple Carry	MM.In	25	DNI.	30	ns			
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Ripple Carry	MM.	30	Oh.	38	ns			
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Any Q (Load HIGH)	MMM	22	CON	27	ns			
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Any Q (Load HIGH)	MM	27	(0)	38	ns			
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Any Q (Load LOW)	MA	24	N.C.	30	ns			
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Any Q (Load LOW)	W	27	0 Y .	38	ns			
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Enable T to Ripple Carry	1	14	100 1.	27	ns			
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Enable T to Ripple Carry		15		27	ns			
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Any Q		28		45	ns			

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

				WWW.	胜特力电子 胜特力电子 Http://	
DM74LS	3163A Recomm	ended Oper	ating Cond	litions	N.100Y.C	OM.TY
Symbol	Parar	neter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	N.F. STCO	4.75	5	5.25	COPY
V _{IH}	HIGH Level Input Voltage	-< \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2	1	- 100 E	V
V _{IL}	LOW Level Input Voltage		J. TIN	N.	0.8	V
I _{OH}	HIGH Level Output Curre		M_{1}	4	-0.4	mA
I _{OL}		LOW Level Output Current			8	mA
f _{CLK}	Clock Frequency (Note 8		0 0		25	MHz
	Clock Frequency (Note 9	1007	0		20	MHz
t _W	Pulse Width	Clock	20	6	TIM W.	ns
	(Note 8)	Clear	20	9	1	00 7 119
	Pulse Width	Clock	25	XXI	4X1 XV VIII	ns
	(Note 9)	Clear	25		-733	100 115
t _{SU}	Setup Time	Data	20	8	11/1/1/	.00%
11007.	(Note 8)	Enable P	25	17	-31	ns
V.	TY TY	Load	25	15	41/44	1003
$\propto 100^{-1}$	Setup Time	Data	20	1	-747	11.1
You	(Note 9)	Enable P	30	TW.	4/4	ns
W.100	OM	Load	30	MI	- ***	M. V.
t _H	Hold Time	Data	0	-3	1	300
W.IO	(Note 8)	Others	0 7	-3	J «X	ns
10	Hold Time	Data	5	M^{1}	7	- 101
WW.L	(Note 9)	Others	5		0	ns
t _{REL}	Clear Release Time (Note	€ 8)	20	COMP.		ns
MINN.	Clear Release Time (Note	e 9)	25	.0	CW	ns
T _A	Free Air Operating Tempe	erature	0	AUNT.	70	°C

WWW.100Y

Note 8: $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$ Note 9: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

DM74LS163A Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	WW	Min	Typ (Note 10)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	- W.W.	-10	O_{Mr} .	-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	NW.	2.7	3.4	VY -XXI	V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	WWW	1007	0.35	0.5	V
	W 1 100 Y.	I _{OL} = 4 mA, V _{CC} = Min	1	1700	0.25	0.4	Ī
I	Input Current @ Max	V _{CC} = Max	Enable T	. 00	V.Co	0.2	
	Input Voltage	$V_I = 7V$	Clock, Clear	W.In.		0.2	mA
	WWW.	COL	Load	40	11.0	0.2	IIIA
	V .100 -	COM.	Others	V. M. T.	-100	0.1	~ 1
I _{IH}	HIGH Level	V _{CC} = Max	Enable T	-11	10 x .	40	44
	Input Current	$V_I = 2.7V$	Load	W.	~<1 (40	
	11/11/200	N. TIV	Clock, Clear	-31	100 -	40	μΑ
	TWW.IC	COM	Others	ALAN AA		20	TV
I _{IL}	LOW Level	V _{CC} = Max	Enable T	1	1700	-0.8	
	Input Current	$V_I = 0.4V$	Clock, Clear	MIN		-0.8	mA
	N. Tank	100 r. 20W:1	Load	-41	11.700	-0.8	mA
		. MY.CO	Others	MA		-0.4	Ť
Ios	Short Circuit Output Current	V _{CC} = Max (Note 11)	-<1	-20		-100	mA
Іссн	Supply Current with Outputs HIGH	V _{CC} = Max (Note 12)	TW		18	31	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max (Note 13)	.= -		18	32	mA

Note 10: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 11: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 12: I_{CCH} is measured with the load HIGH, then again with the load LOW, with all other inputs HIGH and all outputs OPEN.

Note 13: I_{CCI} is measured with the clock input HIGH, then again with the clock input LOW, with all other inputs LOW and all outputs OPEN.


Http://www. 100y. com. tw

DM74LS163A Switching Characteristics


WWW.100Y.COM.TW

400 Y.COM.TW


	, TW.10	From (Input)		R _L =	2 k Ω		-31	
Symbol	Parameter	To (Output)	C _L =	15 pF	C _L =	50 pF	Units	
	T.WW.L	-1 CONL	Min	Max	Min	Max		
MAX	Maximum Clock Frequency	1001.	25	44	20		MHz	
PLH	Propagation Delay Time	Clock to	N.	25	44.	30	ns	
	LOW-to-HIGH Level Output	Ripple Carry		23	TIN 10	0 - 30	113	
PHL	Propagation Delay Time	Clock to		30		38	200	
	HIGH-to-LOW Level Output	Ripple Carry		30	- XIVI.1	36	ns	
PLH	Propagation Delay Time	Clock to Any Q	CM	22	44	27		
	LOW-to-HIGH Level Output	(Load HIGH)		22			ns	
PHL	Propagation Delay Time	Clock to Any Q	12.44	27		38		
	HIGH-to-LOW Level Output	(Load HIGH)	-XXI			38	ns	
t _{PLH}	Propagation Delay Time	Clock to Any Q	11.1	44	44	X 100		
	LOW-to-HIGH Level Output	(Load LOW)		24	WW	30	ns	
PHL	Propagation Delay Time	Clock to Any Q	Mil	07				
	HIGH-to-LOW Level Output	(Load LOW)	U . T	27	W	38	ns	
PLH	Propagation Delay Time	Enable T to	-UNI-	-14.4			- 7	
	LOW-to-HIGH Level Output	Ripple Carry		14		27	ns	
t _{PHL}	Propagation Delay Time	Enable T to	COJAy.	-16.7	-15			_ <
	HIGH-to-LOW Level Output	Ripple Carry	- 11	15		27	ns	
t _{PHL}	Propagation Delay Time	Clear to Any Q	4 (O)	COS CON	28	AT WAY	- 1	
	HIGH-to-LOW Level Output	(Note 14)	1.	28		45	ns	



WWW.100Y.COM.TW



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A WWW.100X.CON



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com