特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

September 1983

**Revised February 1999** 

## WWW.100Y.COM FAIRCHILD

WWW.100Y.COM.T

SEMICONDUCTOR

### **MM74HC374 3-STATE Octal D-Type Flip-Flop**

#### **General Description**

The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

These devices are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\mbox{\scriptsize CC}}$  and ground.

#### Features


- Typical propagation delay: 20 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 μA maximum
- Low quiescent current: 80 μA maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads

#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC374MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

#### **Connection Diagram**

#### **Truth Table**



Output Control	Clock	Data	Output
L		COHA-	н
L	1001	L	L
L	L L	Cx	Q <sub>0</sub>
н	X	X	Z

H = HIGH Level L = LOW Level

X = Don't Care

↑ = Transition from LOW-to-HIGH Z = High Impedance State

Q0 = The level of the output before steady state input conditions were established

DS005336.prf © 1999 Fairchild Semiconductor Corporation

# WWW.100Y.COM.TW WWW.100Y.COM.TW **MM74HC374**

## WWW.100Y.COM.TW Absolute Maximum Ratings(Note 1) (Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (VIN)	-1.5 to V <sub>CC</sub> $+1.5$ V
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to V <sub>CC</sub> +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (IOUT)	±35 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±70 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

#### **Recommended Operating** Conditions

WWW.100

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	Vcc	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0 V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 1: Absolute Maximum Ratings are thos age to the device may occur.	e values	beyond wh	ich dam-

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating - plastic "N" package: -12 mW/°C from 65°C to 85°C.

#### **DC Electrical Characteristics**

Symbol	Symbol Parameter	Conditions	Vcc	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units
Symbol	Faiametei	Conditions		Тур	12	Guaranteed L	imits	Units
VIH	Minimum HIGH Level	A AA	2.0V		1.5	1.5	1.5	V
	Input Voltage	WID IN	4.5V	V.C	3.15	3.15	3.15	V
	T.M. 100		6.0V	0	4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum LOW Level	141 147	2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
	N.COm	W W	6.0V	Yoo.	1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$	WIT	1	$cO^{3}$			1.2
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V
	W.100 - CON		4.5V	4.5	4.4	4.4	4.4	V
	1001.0	WT.	6.0V	6.0	5.9	5.9	5.9	V
	CONTRACTOR	$V_{IN} = V_{IH} \text{ or } V_{IL}$	WIN		N.V.	Wm.	Z.	
	1001.0	I <sub>OUT</sub>   ≤ 6.0 mA	4.5V	4.2	3.98	3.84	3.7	V
	J.V.	I <sub>OUT</sub>   ≤ 7.8 mA	6.0V	5.7	5.48	5.34	5.2	v
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$		N.	10.	COM	<b>*</b> 1	-15
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V
	W.IO	CON.	4.5V	0	0.1	0.1	0.1	V
	WW 100Y	WT.	6.0V	0	0.1	0.1	0.1	V
	WW.L	$V_{IN} = V_{IH} \text{ or } V_{IL}$		A N	14.	N.CO.	W	
	W 1 100	$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
	WW.	I <sub>OUT</sub>   ≤ 7.8 mA	6.0V	0.2	0.26	0.33	0.4	- V <
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
	Current	N.CO. TV		W		100Y.CC	WT I	
I <sub>OZ</sub>	Maximum 3-STATE	$V_{IN} = V_{IH}, OC = V_{IH}$	6.0V		±0.5	±5	±10	μA
	Output Leakage	$V_{OUT} = V_{CC}$ or GND		N		- 1001.	TIM	
	Current	·Los CONT			WIN	N. T. C	UN	
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μA
	Supply Current	I <sub>OUT</sub> = 0 μA			N IN	N.		

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC}$  = 5.5V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used. WWW.100Y.C

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

LCOM.TW

N.COM.TW

DOY.COM.TW

100Y.COM.TW

W.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TV

WWW.100

WWW.10

	ctrical Characterist	ics	NWW.	100Y.CO.	M.T
V <sub>CC</sub> = 5V, T <sub>A</sub> Symbol	$= 25^{\circ}C, t_r = t_f = 6 \text{ ns}$ Parameter	Conditions	Тур	Guaranteed Limit	Unit
f <sub>MAX</sub>	Maximum Operating Frequency	100 N.COM. TW	50	35	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Clock to Q	С <sub>L</sub> =45 рF	20	32	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable Time	R <sub>L</sub> = kΩ C <sub>L</sub> =45 pF	19	28	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time	$R_L = k\Omega$ $C_L = 5 pF$	17	25	ns
ts	Minimum Setup Time	WT		20	ns
t <sub>H</sub>	Minimum Hold Time	N.I. COM.	T	5	ns
t <sub>W</sub>	Minimum Pulse Width	The Contract	9	16	ns

WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100X.

3


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

	N.	INOY.COM	W	1	NW	N 100Y.CC	WT.ING	
AC E	Electrical Chara	cteristics	WT		MM	W 100Y.C	WT.Mo	
$V_{CC} = 2.0$	0–6.0V, $C_L = 50 \text{ pF}$ , $t_r = t_f = 6$	ns (unless otherwise specif	fied)		W			
Symbol	Parameter	Conditions	Vcc	-	25°C		$T_A = -55 \text{ to } 125^{\circ}\text{C}$	Units
fun	Maximum Operating	C <sub>I</sub> = 50 pF	2.0V	Тур	6	Guaranteed Li 5	mits 4	MHz
f <sub>MAX</sub>	Frequency	0L= 30 pr	4.5V	N	30	24	20	MHz
	Fiequency	W.100 1	4.3V		30	24 28	20	MHz
	Movimum Propagation	C = 50 pE	2.0V	68	35 180	28	23	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock to Q	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V	68 110	230	225	345	
	Deidy, CIUCK IO Q		2.0V 4.5V	22	230 36	45		ns
	1	$C_L = 50 \text{ pF}$	4.5V 4.5V	30	36 46	45 57	48 69	ns
	WTI	$C_{L} = 150 \text{ pF}$	4.5V 6.0V	20	46 31	39	46	ns
	NI.	$C_L = 50 \text{ pF}$			1			ns
	Maria O da da	C <sub>L</sub> = 150 pF	6.0V	28	40	50	60	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output	$R_L = 1 k\Omega$			N	100		
	Enable Time	C <sub>L</sub> = 50 pF	2.0V	50	150	189	225	ns
	COMMENT	C <sub>L</sub> = 150 pF	2.0V	80	200	250	300	ns
	-ON-L	C <sub>L</sub> = 50 pF	4.5V	21	30	37	45	ns
	WT.	C <sub>L</sub> = 150 pF	4.5V	30	40	50	60	ns
	COM	C <sub>L</sub> = 50 pF	6.0V	19	26	31	39	ns
00	1.0	C <sub>L</sub> = 150 pF	6.0V	26	35	44	53	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>		$R_L = 1 k\Omega$	2.0V	50	150	189	225	ns
	Disable Time	C <sub>L</sub> = 50 pF	4.5V	21	30	37	45	ns
1.11	I CON.	WITE I	6.0V	19	26	31	39	ns
ts	Minimum Setup Time		2.0V	0	50	60	75	ns
	N.COm	VID VI	4.5V	.Va	9	13	15	ns
	100 r M.1		6.0V		9	11	13	ns
t <sub>H</sub>	Minimum Hold Time	W W	2.0V	Ynn.	5	30	5	ns
	1.100 COM.		4.5V	Inc	5	5	5	ns
NN.	in N.Co	V = VT	6.0V	100	5	5	5	ns
t <sub>W</sub>	Minimum Pulse Width		2.0V	30	80	100	120	ns
	1001.0	NT.	4.5V	9	16	20	24	ns
	10. N. N.		6.0V	8	14	18	20	ns
$t_{THL},t_{TLH}$	Maximum Output Rise	C <sub>L</sub> = 50 pF	2.0V	25	60	75	90	ns
	and Fall Time	N/m	4.5V	7	12	15	18	ns
	1001.	M.L.Y	6.0V	6	10	13	15	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and	W	2.0V	A	1000	1000	1000	ns
	Fall Time, Clock	ON.	4.5V	MIN	500	500	500	ns
	You WW	WT	6.0V	111.	400	400	400	ns
C <sub>PD</sub>	Power Dissipation	(per flip-flop)	1		N	LI CONS.		
	Capacitance (Note 5)	OC = V <sub>CC</sub>		30	11	Mar rel		pF
	W.Y.	OC=GND		50	N. 7.			pF
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF


Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption, ...ptior . aynan 181.2007.COO LWWW.  $I_{S} = C_{PD} V_{CC} f + I_{CC}.$ 

4

勝 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



6





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.