inter

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

特力材料 886-3-5753170

HD-4702

March 1997

CMOS Programmable Bit Rate Generator

Features

- HD-4702 Provides 13 Commonly Used Bit Rates
- Uses a 2.4576MHz Crystal/Input for Standard Frequency Output (16 Times Bit Rate)
- Low Power Dissipation
- Conforms to EIA RS-404
- One HD-4702 Controls up to Eight Transmission Channels
- Initialization Circuit Facilitates Diagnostic Fault Isolation
- On-Chip Input Pull-Up Circuit

Ordering Information

PACKAGE	TEMP. RANGE (^o C)	PART NUMBER	PKG. NO.
PDIP	-40 to +85	HD3-4702-9	E16.3
CERDIP	-40 to +85	HD1-4702-9	F16.3
SMD#	-55 to +125	5962-9051801MEA	F16.3

Description

The HD-4702 Bit Rate Generator provides the necessary clock signals for digital data transmission systems, such as a UART. It generates 13 commonly used bit rates using an on-chip crystal oscillator or an external input. For conventional operation generating 16 output clock pulses per bit period, the input clock frequency must be 2.4576MHz (i.e. 9600 Baud x 16 x 16, since there is an internal ÷ 16 prescaler). A lower input frequency will result in a proportionally lower output frequency.

The HD-4702 can provide multi-channel operation with a minimum of external logic by having the clock frequency CO and the ÷ 8 prescaler outputs Q0, Q1, Q2 available externally. All signals have a 50% duty cycle except 1800 Baud, which has less than 0.39% distortion.

The four rate select inputs (S0-S3) select which bit rate is at the output (Z). See Truth Table for Rate Select Inputs for select code and output bit rate. Two of the 16 select codes for the HD-4702 do not select an internally generated frequency, but select an input into which the user can feed either a different frequency, or a static level (High or Low) to generate "ZERO BAUD".

The bit rates most commonly used in modern data terminals (110, 150, 300, 1200, 2400 Baud) require that no more than one input be grounded for the HD-4702, which is easily achieved with a single 5-position switch.

The HD-4702 has an initialization circuit which generates a master reset for the scan counter. This signal is derived from a digital differentiator that senses the first high level on the CP input after the \overline{E}_{CP} input goes low. When \overline{E}_{CP} is high, selecting the crystal input, CP must be low. A high level on CP would apply a continuous reset. See Clock Modes and Initialization below.


Truth Table



S3	S2	S1	S0	OUTPUT RATE (Z)	
L	L	L	L	MUX Input (IM)	
L	L	L	н	MUX Input (IM)	
L	L	Н	L	50 Baud	
L	L	Н	н	75 Baud	
L	Н	L	L	134.5 Baud	
L	Н	L	Н	200 Baud	
L	Н	Н	L	600 Baud	
L	Н	Н	н	2400 Baud	
Н	L	L	L	9600 Baud	
н	L	L	н	4800 Baud	
н	L	Н	L	1800 Baud	
н	L	Н	н	1200 Baud	
н	Н	L	L	2400 Baud	
н	Н	L	н	300 Baud	
н	н	Н	L	150 Baud	
Н	Н	Н	Н	110 Baud	

NOTE: 19200 Baud by connecting Q2 to IM.





CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved

Pinout

HD-4702

NW.100

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.10

Pin Description

WW.100X.COM.TW

LCOM.TW

PIN NUMBER	TYPE	SYMBOL	DESCRIPTION			
16	Y.COM.	Vcc	V_{CC} : Is the +5V power supply pin. A $0.1\mu F$ capacitor between pins 16 and 8 is recommended for decoupling.			
8	oy.com	GND	GROUND			
5	NOVICO:	СР	EXTERNAL CLOCK INPUT			
4	.100 ⁴	E _{CP}	EXTERNAL CLOCK ENABLE: A low signal on this input allows the baud rate to be generated from the CP input.			
7	N.100 .	IX IX	CRYSTAL INPUT			
6	0	OX	CRYSTAL DRIVE OUTPUT			
15	NN YOO	(IM)	MULTIPLEXED INPUT			
11, 12, 13, 14	WW.100	S0 - S3	BAUD RATE SELECT INPUTS			
9	0	CO	CLOCK OUTPUT			
1, 2, 3	0	Q ₀ - Q ₂	SCAN COUNTER OUTPUTS			
10	0	Z CC	BIT RATE OUTPUT			
	WW		OM.TW WWW.100X.COM.TW WWW			

CLOCK MODES AND INITIALIZATION


IX	E _{CP}	CP	OPERATION			
лл	Н	LW	Clocked from IX			
Х	L		Clocked from CP			
Х	Н	H Continuous Reset				
Х	L		Reset During 1st CP = High Time			
H = HIGH	Level	•	WWW.100 X.CON			
L = LOW	Level					
X = Don't	Care					

X = Don't Care

____ = Clock Pulse

OWW.100Y.COM.TW = 1st HIGH Level Clock Pulse after E_{CP} goes LOW

الاس. ۲۳۱۲. WWW.100Y.COM.TW NOTE: Actual output frequency is 16 times the indicated Output Rate, assuming a clock frequency of 2.4576MHz. WWW.100Y.COM.TW




HD-4702

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Application Information

Single Channel Bit Rate Generator

Figure 1 shows the simplest application of the HD-4702. This circuit generates one of five possible bit rates as determined by the setting of a single pole, 5-position switch. The Bit Rate Output (*Z*) drives one standard TTL load or four low power Schottky loads over the full temperature range. The possible output frequencies correspond to 110, 150, 300, 1200, and 2400 Baud. For many low cost terminals, these five bit rates are adequate.



† See Table 1.

SWITCH POSITION	HD-4702 BIT RATE				
1	110 Baud				
2	150 Baud				
3	300 Baud				
4	1200 Baud				
5	2400 Baud				


FIGURE 1. SWITCH SELECTABLE BIT RATE GENERATOR CONFIGURATION PROVIDING FIVE BIT RATES

Simultaneous Generation of Several Bit Rates

Figure 2 shows a simple scheme that generates eight bit rates on eight output lines, using one HD-4702 and one 93L34 Bit Addressable Latch. This and the following applications take advantage of the built-in scan counter (prescaler) outputs. As shown in the block diagram, these outputs (Q_0 to Q_2) go through a complete sequence of eight states for every halfperiod of the highest output frequency (9600 Baud). Feeding these Scan Counter Outputs back to the Select Inputs of the multiplexer causes the HD-4702 to interrogate sequentially eight different frequency signals. The 93L34 8-bit addressable Latch, addressed by the same Scan Counter Outputs, re-converts the multiplexed single Output (Z) of the HD-4702 into eight parallel output frequency signals. In the simple scheme of Figure 2, input S3 is left open (HIGH) and the following bit rates are generated:

Q0: 110 Baud	Q1: 9600 Baud	Q2: 4800 Baud
Q3: 1800 Baud	Q4: 1200 Baud	Q5: 2400 Baud
Q6: 300 Baud	Q7: 150 Baud	

Other bit rate combinations can be generated by changing the Scan Counter to Selector interconnection or by inserting logic gates into this path.




† See Table 1.

FIGURE 2. BIT RATE GENERATOR CONFIGURATION WITH EIGHT SIMULTANEOUS FREQUENCIES

19200 Baud Operation

Though a 19200 Baud signal is not internally routed to the multiplexer, the HD-4702 can be used to generate this bit rate by connecting the Q_2 output to IM input and applying select code. An additional 2-input NOR gate can be used to retain the "Zero Baud" feature on select code 1 for the HD-4702 (See Figure 3).



† See Table 1.

FIGURE 3. 19200 BAUD OPERATION

TABLE 1. CRYSTAL SPECIFICATIONS

PARAMETERS	TYPICAL CRYSTAL SPEC		
Frequency	2.4576MHz "AT" Cut		
Series Resistance (Max)	250		
Unwanted Modes	-6.0dB (Min)		
Type of Operation	Parallel		
Load Capacitance	32pF +0.5		

HD-	4702	勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-8329878	
Absolute Maximum Ratings Supply Voltage	Storage Temperature Range Maximum Junction Tempera Ceramic Package Plastic Package	$\frac{\text{Http://www.100y. com. tw}}{\theta_{JA} + \theta_{JC}}$	
	Die Characteristics		
	Gate Count		

Operating Conditions

Operating Voltage Range	Operating Temperature Range	
100 r. ONLI	HD-4702-9	40 ^o C to +85 ^o C
	HD-4702-8	55°C to +125°C

DC Electrical Specifications $V_{CC} = 5V \pm 10\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ (HD-4702-9), $T_A = -55^{\circ}C$ to $+125^{\circ}C$ (HD-4702-8)

	WWW.100	LIMITS		WWW	MWWW.		
SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS		
VIH	Input High Voltage	V _{CC} 70%	Wr.	V	V _{CC} = 4.5V		
VIL	Input Low Voltage	CONTROL	V _{CC} 30%	V	$V_{CC} = 4.5 V$		
V _{OH1}	Output High Voltage	V _{CC} -0.1	M.	V	$I_{OH} \le -1\mu A$, $V_{CC} = 4.5V$, (Note 1)		
V _{OL1}	Output Low Voltage	100 - 10	0.1	V	$I_{OL} \le +1\mu A, V_{CC} = 4.5V, (Note 1)$		
Ι _{ΙΗ}	Input High Current	V.10-1	+1	μA	$V_{IN} = V_{CC}$, All 0ther Pins = 0V, $V_{CC} = 5.5V$		
I _{ILX}	Input Low Current (I _X Input)	W.1-101.	CO+1.	μA	V_{IN} = 0V, All Other Pins = V_{CC} , V_{CC} = 5.5V		
Ι _{ΙL}	Input Low Current (All Other Inputs)	M.M 100	-100	μΑ	$V_{IN} = 0V$, All Other Pins = V_{CC} , $V_{CC} = 5.5V$ (Note 2)		
IOHX	Output High Current (O _X)	-0.1	N.CON	mA	$V_{OUT} = V_{CC} - 0.5$, $V_{CC} = 4.5V$, Input at 0V or V_{CC} per Logic Function or Truth Table		
I _{OH1}	Output High Current (All Other Outputs)	-1.0	100X.CO	mA	V_{OUT} = 2.5V, V_{CC} = 4.5V, Input at 0V or V_{CC} per Logic Function or Truth Table		
I _{OH2}	Output High Current (All Other Outputs)	-0.3	1.100 X.C	mA	$V_{OUT} = V_{CC}$ -0.5, $V_{CC} = 4.5V$, Input at 0V or V_{CC} per Logic Function or Truth Table		
I _{OLX}	Output Low Current (O _X)	0.1	N.100Y	mA	$V_{OUT} = 0.4V, V_{CC} = 4.5V$, Input at 0V or V_{CC} per Logic Function or Truth Table		
I _{OL}	Output Low Current (All Other Outputs)	1.6	WW.100	mA	$V_{OUT} = 0.4V, V_{CC} = 4.5V$ Input, at 0V or V _{CC} per Logic Function or Truth Table		
ICC	Supply Current (Static)	-	1500	μΑ	$\overline{E}_{CP} = V_{CC}$, CP = 0V, V _{CC} = 5.5V, All Other Inputs = GND, (Note 2)		
		-	1000	μΑ	$\overline{E}_{CP} = V_{CC}, CP = 0V, V_{CC} = 5.5V,$ All Other Inputs = V_{CC} , (Note 2)		

NOTES:

1. Interchanging of force and sense conditions is permitted.

2. Input Current and Quiescent Power Supply Current are relatively higher for this device because of active pull-up circuits on all inputs except I_X.

HD-4702

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SYMBOL	CONTA MANATORY	COM. LI	MITS	WW.I	COM
	AC PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
tPLH	Propagation Delay, I _X to CO	V.COM	350	ns	.roov.COM.
tPHL	1001.COM.TW WW.10	V.CON	275	ns	
^t PLH	Propagation Delay, CP to CO	OJ.VO	260	ns	
^t PHL	W.1001. COWILL WWW.	Jun v.C	220	ns	
t _{PLH}	Propagation Delay, CO to Qn	VIII ON C	(Note 2)	ns	
t _{PHL}	WW.100 L. COM.L	W.Too	(Note 2)	ns	
t _{PLH}	Propagation Delay, CO to Z	W.100	85	ns	
t _{PHL}	TWW.1001. COMP.	M.M. 100	75	ns	
t _{TLH}	Output Transition Time (Except O _X)	WW.10	160	ns	$V_{CC} = 4.5V$ $C_L \le 7pF$ on O_X
t _{THL}	COW'I CON'I	WWW.W	75	ns	C _L = 50pF (Note 1)
t _s	Set-Up Time, Select to CO	350	NO.CO	ns	
t _h	Hold Time, Select to CO	0	N.CC	ns	
t _s	Set-Up Time, I _M to CO	350	N.Voo	ns	
t _h	Hold Time, I _M to CO	0	N. 10	O ns	
t _{wCP} (L)	Minimum Clock Pulse Width, Low (Notes 3, 4)	120	111.100 M	C ns	
t _{wCP} (H)	Minimum Clock Pulse Width, High (Notes 3, 4)	120	WW.Ton	Cns	
t _{wCP} (L)	Minimum I _X Pulse Width, Low (Note 4)	160	WWW.10	ns	
t _{wCP} (H)	Minimum I _X Pulse Width, High (Note 4)	160	WW-W.L	ns	
t _{PLH}	Propagation Delay I _X to CO	- 125	300	ns CC	WT
^t PHL	WWW.100 X.COM.	- W7	250	ns	
^t PLH	Propagation Delay CP to CO	WT	215	ns	
t _{PHL}	WWW.Inver.com	WT	195	ns	
^t PLH	Propagation Delay CO to Qn	WT	(Note 2)	ns	$V_{CC} = 4.5V$ $C_L \le 7pF \text{ on } O_X$
^t PHL	WWW.100 T.C	NT.	(Note 2)	ns	C _L = 15pF (Note 1)
^t PLH	Propagation Delay CO to Z	CONT.	75	ns	N.CO.
t _{PHL}	WWW.100	COM	65	ns	
t _{TLH}	Output Transition Time (Except O _X)	COM.	80	ns	
t _{THL}		N.COM	40	ns	

NOTES:


WW.100Y.COM.T

Propagation Delays (t_{PLH} and t_{PHL}) and Output Transition Times (t_{TLH} and t_{THL}) will change with Output Load Capacitance (C_L). Setup Times (t_s), Hold Times (t_h), and Minimum Pulse Widths (t_w) do not vary with load capacitance.

2. For multichannel operation, Propagation Delay (CO to Qn) plus Set-Up Time, Select to CO, is guaranteed to be ≤ 367ns.

3. The first High Level Clock Pulse after \overline{E}_{CP} goes Low must be at least 350ns long to guarantee reset of all Counters.

4. It is recommended that input rise and fall times to the clock inputs (CP, I_X) be less than 15ns.





NOTE:

1. AC Testing: All input signals must switch between V_{IL} and V_{IH} . Input rise and fall times are driven at 1ns per volt.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may resul from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000 FAX: (949) 341-7123 Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946 EUROPE Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland TEL: +41 21 6140560 FAX: +41 21 6140579 ASIA Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road TST, Kowloon Hong Kong TEL: +852 2723 6339 FAX: +852 2730 1433