

# **HD74LS161A**

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# Synchronous 4-bit Binary Counter (direct clear)

REJ03D0445-0200 Rev.2.00 Feb.18.2005

This synchronous 4-bit binary counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs changes coincident with each other when so instructed by the count-enable inputs and internal gating. This mode is operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. This counter is fully programmable; that is, the output may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input should be avoided when the clock is low if the enable inputs are high at or before the transition. The clear function is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional getting. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produced a high-level output pulse with a duration approximately equal to the high-level portion of the  $Q_A$  output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs should occur only when the clock input is high.


#### **Features**

# Ordering Information


Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LS161AP	DILP-16 pin	PRDP0016AE-B (DP-16FV)	PCONTY	- WWW.100X.C
HD74LS161AFPEL	SOP-16 pin (JEITA)	PRSP0016DH-B (FP-16DAV)	(FP COM.TW	EL (2,000 pcs/reel)
HD74LS161ARPEL	SOP-16 pin (JEDEC)	PRSP0016DG-A (FP-16DNV)	RP CO	EL (2,500 pcs/reel)

Note: Please consult the sales office for the above package availability.

#### **Pin Arrangement**



### **Block Diagram**



# **Absolute Maximum Ratings**


Item	Symbol	Ratings	Unit
Supply voltage	V <sub>cc</sub>	W 1007 COM.	V
Input voltage	V <sub>IN</sub>	107. OM.T	V
Power dissipation	CO PT	400	mW
Storage temperature	Tstg	-65 to +150	°C

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

# **Recommended Operating Conditions**

ltem		Symbol	Min	Тур	Max	Unit
Supply voltage	TW T	V <sub>cc</sub>	4.75	5.00	5.25	V
Output current	1.2	Іон	COMP	-11/11/1	-400	μΑ
Output current		I <sub>OL</sub>	COM	<u> </u>	8 CO	mA
Operating temper	rature	Topr	-20	25	75	°C
Clock frequency		$f_{clock}$	0 0		25	MHz
Clock pulse width		t <sub>w (clock)</sub>	25	M - M	M 1. 100 X 1	ns
Clear pulse width	ear pulse width		20	- V	INN - OOK	ns
W + 100 x	A, B, C, D	Wite	20		A Inc	ns
Setup time	Enable P, T	t <sub>su</sub>	20	1.1.1.	W. 100	ns
	Load	WW	20	MITN-	W 10	ns
Hold time	COMP.	t <sub>h</sub>	3	TH	M. The state of th	ns

# Typical Clear, Preset, and Inhibit Sequence



#### **Electrical Characteristics**

	Item Symi		min.	typ.*	typ.* max.	Unit	Condition	
Input val	togo	V <sub>IH</sub>	2.0	W —	4//	V	OX.COLLIN	
Input vol	lage	$V_{IL}$	$O_{\overline{\Delta}_{1}}$ .		0.8	V	on V.CO. TW	
N.CO	VII.	Vон	2.7	TW	- <	V	$ \begin{array}{c} V_{CC} = 4.75 \; V,  V_{IH} = 2 \; V,  V_{IL} = 0.8 \; V, \\ I_{OH} = -400 \; \mu A \end{array} $	
Output v	oltage	V4.00	I.Co.	TYN .	0.4	V	$I_{OL} = 4 \text{ mA}$ $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V}$	
	OM	V <sub>OL</sub>	√ <del>C</del> O		0.5	NW	$I_{OL} = 8 \text{ mA}$ $V_{IL} = 0.8 \text{ V}$	
100X.	Data, Enable P	I <sub>IH</sub> 1		MT.	20	μА	$V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$ $V_{CC} = 5.25 \text{ V}, V_{I} = 0.4 \text{ V}$	
	Load, Clock, Enable T		0	THO	40			
	Clear		OCH!	- 1	20			
Input	Data, Enable P	IIL III	<del>-</del> 7	$CO_{\overline{M}_{P}}$	-0.4	mA		
Input	Load, Clock, Enable T		700	COM	-0.8			
ourient	Clear	1/1/1/	1 100)		-0.4		M. T.M. TOO T. COM. I.	
	Data, Enable P	WW	700	Y.Co.	0.1		WW. 1001.COM.TW	
	Load, Clock, Enable T	I <sub>L</sub>	M.	ov <del>.€</del> U	0.2	√ mA	$V_{CC} = 5.25 \text{ V}, V_{I} = 7 \text{ V}$	
TAN.	Clear		NW.I	= C	0.1	c I	MM. TO COM.	
Short-cir	cuit output current	los	-20	$00_{\overline{I}}$ .	-100	mA	V <sub>CC</sub> = 5.25 V	
Supply o	urrent**	Icch	LAT.	18	31	mA	V <sub>CC</sub> = 5.25 V	
Сарріў С	CONT.	I <sub>CCL</sub>	NAM	19	32	mA	V <sub>CC</sub> = 5.25 V	
Input cla	mp voltage	Vik	- <del></del>	1.700	-1.5	V	$V_{CC} = 4.75 \text{ V}, I_{IN} = -18 \text{ mA}$	

WWW.100Y.CO


Notes:  $^*V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}$ 

# **Switching Characteristics**

Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition
Maximum clock frequency	$f_{\sf max}$	Clock	Q <sub>A</sub> to Q <sub>D</sub>	25	32		MHz	W.
MMA	t <sub>PLH</sub>	Clock	Ripple Carry	1.100	20	35	ns	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega$
	t <sub>PHL</sub>	Clock		M 700	18	35	ns	
	t <sub>PLH</sub>	Clock (Load = "H")	Q <sub>A</sub> to Q <sub>D</sub>	7700	13	24	ns	
	t <sub>PHL</sub>			M.	18	27	ns	
Propagation delay time	t <sub>PLH</sub>	Clock (Load = "L")	Q <sub>A</sub> to Q <sub>D</sub>	WH.IT	13	24	ns	
	t <sub>PHL</sub>			- <del></del>	18	27	ns	
	t <sub>PLH</sub>	Enable T	Ripple	MAT.	9	14	ns	
	t <sub>PHL</sub>		Carry	WAIN	9	14	ns	
	t <sub>PHL</sub>	Clear	Q <sub>A</sub> to Q <sub>D</sub>	-	20	28	ns	W


<sup>\*\*</sup> I<sub>CCH</sub> is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open. IccL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

#### **Timing Method**



### **Testing Method**

#### Test Circuit



TWW.100Y.COM.I.W

V.COM.TW

#### **Testing Table**


3 × 1	From input to output	Inputs								
Item		Clear	Load	Ena	able 🔨	Clock	M.Co.	Da	ata	
	Output	Clear	Load	P	T	Clock	ACC	В	С	D
$f_{\sf max}$	VIII	4.5V	4.5V	4.5V	4.5V	IN .	GND	GND	GND	G١
7.CO	CK Ripply  → Carry	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	GN
17.0	$CK \to Q$	4.5V	4.5V	4.5V	4.5V	IN	GND	GND	GND	G١
t <sub>PLH</sub>	$CK \to Q$	4.5V	GND	GND	GND	IN	IN*	IN*	IN*	IN
t <sub>PHL</sub>	$ \begin{array}{ccc} \text{Enable} & & \text{Ripple} \\ \text{T} & \rightarrow & \text{Carry} \end{array} $	4.5V	GND	4.5V	IN	IN*	4.5V	4.5V	4.5V	4.5
	$CLR \to Q$	IN	GND	GND	GND	IN*	4.5V	4.5V	4.5V	4.5

MAM. 100X. COM. T.


ov.COM.TW

Item	From input to output	Outputs White Comments of the							
ATOM.	OW. COM.	$Q_A$	$Q_B$	Q <sub>C</sub>	$Q_D$	Ripple Carry			
$f_{\sf max}$	100Y.	OUT	OUT	OUT	OUT	OUT			
t <sub>PLH</sub>	CK→Ripple Carry	4W	1001-	- 1	100X	OUT			
	CK→Q	OUT	OUT	OUT	OUT	COST			
	CK→Q	OUT	OUT	OUT	OUT	CONF			
t <sub>PHL</sub>	Enable T→Ripple Carry		M 10/11	V.7.,-	W.100	OUT			
	CLR→Q	OUT (	OUT	OUT	OUT	$a_{X,C} \stackrel{=}{=} u_{X,C}$			


#### Waveforms 1




#### Waveforms 2



#### Waveforms 3




#### Waveforms 4





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

## **Package Dimensions**







勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.CO

WWW.100Y.COM.TW

WWW.100Y.COM.TV

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

Reep salety instant in your clinic designs, in the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal njury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- (ii) use of nontrammapie material of (iii) prevention against any maintention or misnap.

  Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained here

- The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**RENESAS SALES OFFICES** 

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

WWW.100Y.COM.TW Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 WWW.100Y.COM.TW

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

MMM

WWW.100Y.COM.T

http://www.renesas.com