

DATA SHEET

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

For a complete data sheet, please also download:

- The IC04 LOC莫斯 HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOC莫斯 HE4000B Logic Package Outlines/Information HEF, HEC

HEF4050B buffers HEX non-inverting buffers

Product specification
File under Integrated Circuits, IC04

January 1995

HEX non-inverting buffers

HEF4050B
buffers

DESCRIPTION

The HEF4050B provides six non-inverting buffers with high current output capability suitable for driving TTL or high capacitive loads. Since input voltages in excess of the buffers' supply voltage are permitted, the buffers may also be used to convert logic levels of up to 15 V to standard TTL levels. Their guaranteed fan-out into common bipolar logic elements is shown in the table below.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4050BP(N): 16-lead DIL; plastic (SOT38-1)

HEF4050BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)

HEF4050BT(D): 16-lead SO; plastic (SOT109-1)


(): Package Designator North America

APPLICATION INFORMATION

Some examples of applications for the HEF4050B are:

- LOCMOS to DTL/TTL converter
- HIGH sink current for driving 2 TTL loads
- HIGH-to-LOW level logic conversion

Input protection

Fig.4 Input protection circuit that allows input voltages in excess of V_{DD}.

Guaranteed fan-out in common logic families

DRIVEN ELEMENT	GUARANTEED FAN-OUT
standard TTL	2
74 LS	9
74 L	16




Fig.3 Logic diagram (one gate).

FAMILY DATA, I_{DD} LIMITS category BUFFERS

See Family Specifications

HEX non-inverting buffers

HEF4050B
buffers

DC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $V_I = V_{SS}$ or V_{DD}

HEF	V_{DD} V	V_o V	SYMBOL	T_{amb} (°C)						
				-40		+25		+85		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Output (sink) current LOW	4,75	0,4	I_{OL}	3,5	-	2,9	-	2,3	-	mA
	10	0,5		12,0	-	10,0	-	8,0	-	mA
	15	1,5		24,0	-	20,0	-	16,0	-	mA
Output (source) current HIGH	5	4,6	I_{OH}	0,52	-	0,44	-	0,36	-	mA
	10	9,5		1,3	-	1,1	-	0,9	-	mA
	15	13,5		3,6	-	3,0	-	2,4	-	mA
Output (source) current HIGH	5	2,5	\overline{I}_{OH}	1,7	-	1,4	-	1,1	-	mA

HEC	V_{DD} V	V_o V	SYMBOL	T_{amb} (°C)						
				-55		+25		+125		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Output (sink) current LOW	4,75	0,4	I_{OL}	3,6	-	2,9	-	1,9	-	mA
	10	0,5		12,5	-	10,0	-	6,7	-	mA
	15	1,5		25,0	-	20,0	-	13,0	-	mA
Output (source) current HIGH	5	4,6	I_{OH}	0,52	-	0,44	-	0,36	-	mA
	10	9,5		1,3	-	1,1	-	0,9	-	mA
	15	13,5		3,6	-	3,0	-	2,4	-	mA

HEX non-inverting buffers

HEF4050B
buffers

AC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	SYMBOL	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays I_n O_n HIGH to LOW	5	t_{PHL}	35	70	ns
	10		20	35	ns
	15		15	30	ns
	5	t_{PLH}	55	110	ns
	10		25	55	ns
	15		20	40	ns
Output transition times HIGH to LOW	5	t_{THL}	25	50	ns
	10		10	20	ns
	15		7	14	ns
	5	t_{TLH}	60	120	ns
	10		30	60	ns
	15		20	40	ns

	V_{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5 10 15	$3\ 800 f_i + \sum (f_o C_L) \times V_{DD}^2$ $11\ 600 f_i + \sum (f_o C_L) \times V_{DD}^2$ $65\ 900 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)