## HM628128D Series

1 M SRAM (128-kword  $\times$  8-bit)

## HITACHI

ADE-203-996 (Z) Preliminary, Rev. 0.0 Jan. 20, 1999

### Description

The Hitachi HM628128D Series is 1-Mbit static RAM organized 131,072-kword  $\times$  8-bit. HM628128D Series has realized higher density, higher performance and low power consumption by employing Hi-CMOS process technology. The HM628128D Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has package variations of standard 32-pin plastic DIP, standard 32-pin plastic SOP and standard 32-pin plastic TSOPI.

#### Features

- Single 5 V supply: 5 V  $\pm$  10%
- Access time: 55 ns/70 ns (max)
- Power dissipation
  - Active: 30 mW/MHz (typ)
  - Standby:  $10 \mu W$  (typ)
- Completely static memory.
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output
  - Three state output
- Directly TTL compatible all inputs
- Battery backup operation
  - 2 chip selection for battery backup

## E100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW HM628128D Series

WWW.100Y.COM.TW

WWW.100Y.COM.TW

100Y

MT.M

W.100


WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## **Ordering Information**

Туре No.	Access time	Package
HM628128DLP-5 HM628128DLP-7	55 ns 70 ns	600-mil 32-pin plastic DIP (DP-32)
HM628128DLP-5SL HM628128DLP-7SL	55 ns 70 ns	100Y.COM.TW WWW.100Y.COM.TW
HM628128DLP-5UL HM628128DLP-7UL	55 ns 70 ns	N.100X.COM.I.W. WWW.100X.COM.TW
HM628128DLFP-5 HM628128DLFP-7	55 ns 70 ns	525-mil 32-pin plastic SOP (FP-32D)
HM628128DLFP-5SL HM628128DLFP-7SL	55 ns 70 ns	WW.1002.COM.TW WWW.1002.COM.
HM628128DLFP-5UL HM628128DLFP-7UL	55 ns 70 ns	WWW.100Y.COM.TW WWW.100Y.COM.
HM628128DLTS-5 HM628128DLTS-7	55 ns 70 ns	8 × 13.4 mm 32-pin plastic TSOP I (TFP-32DC)
HM628128DLTS-5SL HM628128DLTS-7SL	55 ns 70 ns	WWW.100Y.COM.TW WWW.100Y.CO
HM628128DLTS-5UL HM628128DLTS-7UL	55 ns 70 ns	WWW.100Y.COM.TW WWW.100Y.C
HM628128DLT-5 HM628128DLT-7	55 ns 70 ns	Normal-bend type 8 × 20 mm 32-pin plastic TSOP I (TFP-32D)
HM628128DLT-5SL HM628128DLT-7SL	55 ns 70 ns	WWW.100Y.COM.TW WWW.100
HM628128DLT-5UL HM628128DLT-7UL	55 ns 70 ns	W WWW.100Y.COM.TW WWW.I
HM628128DLR-5 HM628128DLR-7	55 ns 70 ns	Reverse-bend type 8 × 20 mm 32-pin plastic TSOP I (TFP-32DR)
HM628128DLR-5SL HM628128DLR-7SL	55 ns 70 ns	M.TW WWW.1002.COM.TW WW
HM628128DLR-5UL HM628128DLR-7UL	55 ns 70 ns	OM. TW WWW. 100X. COM. TW WY COM. TW WWW. 100X. COM. TW WY COM. TW WWW. 100X. COM. TW W

## HM628128D Series

## **Pin Arrangement**



### **Pin Description**

Pin name	Function
A0 to A16	Address input
I/O0 to I/O7	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground
NC	No connection


# WWW.100Y.COM.TW HM628128D Series

WWW.100Y.COM.TW

100X.COM.TW

## **Block Diagram**

WW.100Y.COM.TW



## HM628128D Series WWW.100

## **Operation Table**

WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

CS1 H	CS2 H	×	OE ×	I/O High-Z	Operation Standby
N.COM	1 TEN	×	×	High-Z	Standby
40Y.CO	LEW.	×	×	High-Z	Standby
Looy.CO	H	HVW	160Y.CC	Dout	Read
L OY.C	WT H	LWW	HOYC	Din	Write
L'ANNA	WT HO	LWY	L'OOX.	Din	Write
N.100	CH	н	WVH WW	High-Z	Output disable

#### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage relative to $\rm V_{ss}$	V <sub>cc</sub>	-0.5 to +7.0	VOU
Terminal voltage on any pin relative to $\mathrm{V}_{\mathrm{ss}}$	VT	$-0.5^{*1}$ to V <sub>cc</sub> + 0.3 <sup>*2</sup>	V 100
Power dissipation	PT	1.0	W
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-20 to +85	°C

WWW.100Y.COM.TW

100Y.COM.TW

# DC Operating Conditions

DC Operating Condition	nscontra					
Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V	NN
WWW.	V <sub>ss</sub>	0	0	01.00	V	W
Input high voltage	VIH	2.2	-WWN	V <sub>cc</sub> + 0.3	V	1
Input low voltage	V <sub>IL</sub> CO	-0.3	Ww-	0.8	V	1
Ambient temperature range	Та	-20	-	+70	°C	

Note: 1.  $V_{\mu}$  min: -1.5 V for pulse half-width  $\leq$  30 ns WWW.100Y.COM.TW ion. AV001.WWW

# WWW.100Y.COM.TW HM628128D Series

100X.C

## **DC** Characteristics

WW.100Y.COM.TW

Parameter	Symbol	Min	Typ* <sup>1</sup>	Мах	Unit	Test conditions
Input leakage current		105 ·		1	μA	Vin = $V_{ss}$ to $V_{cc}$
Output leakage current	I <sub>LO</sub>	<u>v.</u> co	WT.M	1	μA	$\overline{CS1} = V_{IH} \text{ or } CS2 = V_{IL} \text{ or}$ $\overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL},$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating current	I <sub>cc</sub>	007.C	OM.T.	15	mA	$\overline{CS1} = V_{IL}, CS2 = V_{IH},$ others = $V_{IH}/V_{IL}, I_{I/O} = 0$ mA
Average operating current	I <sub>cc1</sub>	100X.		60	mA	
WW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW	I <sub>CC2</sub>	NW.100	6 01.CO 001.CC	20	mA	$\begin{array}{l} Cycle time = 1 \ \mu s, \\ duty = 100\%, \\ I_{VO} = 0 \ mA, \ \overline{CS1} \leq 0.2 \ V, \\ CS2 \geq V_{CC} - 0.2 \ V, \\ V_{IH} \geq V_{CC} - 0.2 \ V, \\ V_{IL} \leq 0.2 \ V \end{array}$
Standby current	I <sub>SB</sub>	WDV -	N.TOOY.	2	mA	(1) $\overline{\text{CS1}} = \text{V}_{\text{IH}}, \text{CS2} = \text{V}_{\text{IH}}, \text{o}$ (2) $\text{CS2} = \text{V}_{\text{IL}}$
WWW.100Y.COM	<sub>SB1</sub> * <sup>2</sup>	WW WW	2 100 100	100	μA	$\begin{array}{l} 0 \ V \leq V in \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \overline{CS1} \geq V_{cc} - 0.2 \ V, \\ CS2 \geq V_{cc} - 0.2 \ V \end{array}$
WW.1001.C	I *3	_ \	2	50	μΑ	WW.100
WWW.100Y.C	I*4	_	1	20	μA	I.W. W. 10
Output high voltage	V <sub>OH</sub>	2.4	VI.V.	100X	V	I <sub>OH</sub> = -1 mA
Output low voltage	V <sub>OL</sub>	_	AW	0.4	V	I <sub>oL</sub> = 2.1 mA

WWW.100Y.COM.TW 4. This characteristics is guaranteed only for L-UL version.

## **Capacitance** (Ta = $+25^{\circ}$ C, f = 1 MHz)

	Silos is guarantes					
<b>Capacitance</b> (Ta = +2	$25^{\circ}C, f = 1 MI$	Hz)				
Parameter	Symbol	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	CO <sub>M</sub> .	8	pF	Vin = 0 V	1
Input/output capacitance	C <sub>I/O</sub>	VOJ V	10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested. WWW.100Y

AC Characteristics (Ta = -20 to  $+70^{\circ}$ C, V<sub>CC</sub> = 5.0 V  $\pm$  10%, unless otherwise noted.) WWW.100Y.COM.T

## WWW.100Y Test Conditions

WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

- NW.100Y.COM.TV COM.TW Input pulse levels: V<sub>IL</sub> = 0.8 V, V<sub>IH</sub> = 2.4 V
  Input rise or 1.6 V. V.100Y.COM.TW

  - Imput timing reference levels: 1.5 V
    Output timing reference level: 1.5 V
    Output load: 1 TTL Cat OY.COM.TW 1 TTL Gate+ CL (100 pF) (HM628128D-7) 1 TTL Gate+ CL (50 pF) (HM628128D-5) (Including scope and iio) WWW.100 WWW.100Y.COM.TW (Including scope and jig)

WWW.100Y.COM.TW

100X.COM.TW

# Read Cycle

TW.100Y.COM.TW	N.	HM628	128D	1.1		WW.10	V COM.
WWW. 100Y. COM.TW		-5	001.C	-7		.WW	ON T. COM
Parameter	Symbol	Min	Max	Min	Мах	Unit	Notes
Read cycle time	t <sub>RC</sub>	55	100Y.C	70	N	ns	1100Y.C
ddress access time	t <sub>AA</sub>	AW	55		70	ns	100Y.CC
Chip select access time	t <sub>ACS1</sub>	WW	55	COm	70	ns	1007.0
WWW.In COM.	t <sub>ACS2</sub>		55	N.COM	70	ns	You.
Output enable to output valid	t <sub>oe</sub>	-	30	VICON	35	ns	WW. Look
Output hold from address change	t <sub>он</sub>	10	W.W	10	M.I	ns	WW.IO
hip selection to output in low-Z	t <sub>CLZ1</sub>	10	NR.	10	OVCI .	ns	2, 3
WW 1001.C	t <sub>CLZ2</sub>	10	WT-	10	-OH.IV	ns	2, 3
utput enable to output in low-Z	t <sub>oLZ</sub>	5	Mui	5	T.Mon	ns	2, 3
Chip deselection to output in high-Z	t <sub>CHZ1</sub>	0	20	0 00	25	ns	1, 2, 3
WWWW. OOX.	t <sub>CHZ2</sub>	0	20	0 00	25	ns	1, 2, 3
Output disable to output in high-Z	t <sub>oHZ</sub>	0	20	0	25	ns	1, 2, 3

## Write Cycle

		HM6281	28D				
LONITH WY	V.1001.	-5		-7	W.100.	COM.	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	55	TZV	70	N.10	ns	1.1
Address valid to end of write	t <sub>AW</sub>	50	1. <del>I</del> N	60	<u></u> _1	ns	M.TW
Chip selection to end of write	t <sub>cw</sub>	50	NT.TN	60	N <u>N</u>	ns	5
Write pulse width	t <sub>wP</sub>	40	17 -	50	MEN	ns	4, 13
Address setup time	t <sub>AS</sub>	0	O <u>M</u> .	0	AWN	ns	6
Write recovery time	t <sub>wR</sub>	0	ON.	0	WW	ns	7
Data to write time overlap	t <sub>DW</sub>	20	COM.	25		ns	V.COM
Data hold from write time	t <sub>DH</sub>	0	40J	0	_	ns	N.COM
Output active from output in high-Z	t <sub>ow</sub>	5		5	_	ns	2 0
Output disable to output in high-Z	t <sub>oHz</sub>	0	20	0	25	ns	1, 2, 8
WE to output in high-Z	t <sub>wHZ</sub>	0	20	0	25	ns	1, 2, 8

Notes: 1. t<sub>CHZ</sub>, t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.

- 3. At any given temperature and voltage condition,  $t_{Hz}$  max is less than  $t_{Lz}$  min both for a given device and from device to device.
- 4. A write occurs during the overlap (t<sub>WP</sub>) of a low CS1, a high CS2, and a low WE. A write begins at the later transition of CS1 going low, CS2 going high, or WE going low. A write ends at the earlier transition of CS1 going high, CS2 going low, or WE going high. t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 5.  $t_{cw}$  is measured from  $\overline{CS1}$  going low or CS2 going high to the end of write.
- 6. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 7.  $t_{WR}$  is measured from the earlier of WE or CS1 going high or CS2 going low to the end of write cycle.
- 8. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
- 9. If the CS1 goes low or CS2 going high simultaneously with WE going low or after WE going low, the output remain in a high impedance state.
- 10. Dout is the same phase of the write data of this write cycle.
- 11. Dout is the read data of next address.
- 12. If CS1 is low and CS2 high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- 13. In the write cycle with  $\overline{OE}$  low fixed, t<sub>WP</sub> must satisfy the following equation to avoid a problem of data bus contention. t<sub>WP</sub>  $\ge$  t<sub>DW</sub> min + t<sub>WHZ</sub> max



## HM628128D Series WWW.100Y.COM WWW.101

## **Timing Waveforms**

WW.100Y.COM.TW

WWW.100Y.COM.TW


WWW.100Y.COM.TW

W.100

100X.COM.TW

WW.100Y.COM.T

**Read Cycle**  $(\overline{WE} = V_{IH})$ 



## WWW.100Y.COM.TW 100Y.COM.TW HM628128D Series


WW.100Y.COM.TW

WWW.100Y.COM.TW

V.100

.MO.

#### Write Cycle (1) (OE Clock)



## HM628128D Series WWW.100

Write Cycle (2)  $(\overline{OE} = V_{II})$ 

WW.100Y.COM.TW

WWW.100Y.COM.TW


WWW.100Y.CO2

WT.N

WWW.100Y.COM.TW

W.100X

100Y.COM.TW




Parameter	Symbol	Min	Typ*⁵	Max	Unit	Test conditions*4
$V_{cc}$ for data retention	V <sub>DR</sub>	2.0	<u>TW</u>	- ]	V	Vin $\ge 0V$ (1) 0 V $\le$ CS2 $\le 0.2$ V or (2) CS2 $\ge$ V <sub>cc</sub> - 0.2 V
						$\overline{\text{CS1}} \ge \text{V}_{\text{cc}} - 0.2 \text{ V}$
Data retention current	I <sub>CCDR</sub> *1	<u></u> 	1.0	50	μA	$V_{cc} = 3.0 \text{ V}, \text{ Vin} \ge 0 \text{ V}$ (1) $0 \text{ V} \le CS2 \le 0.2 \text{ V or}$
						(2) $\frac{\text{CS2}}{\text{CS1}} \ge \text{V}_{\text{cc}} - 0.2 \text{ V},$ $\frac{1}{\text{CS1}} \ge \text{V}_{\text{cc}} - 0.2 \text{ V}$
W. LOW.COM	I <sub>CCDR</sub> * <sup>2</sup>	N.V.	1.0	15	μA	WWWWWWWWW
W.IO. COM.	I <sub>CCDR</sub> * <sup>3</sup>	<u>.</u>	0.5	10	μΑ	WWW. 100Y.COM
Chip deselect to data retention time	t <sub>CDR</sub>	0	V. <del>C</del> ON	1	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> *6	TCO	N <u>r</u>	ns	NWW.LOON.CO

## **Low V**<sub>CC</sub> **Data Retention Characteristics** (Ta = -20 to $+70^{\circ}$ C)


Notes: 1. This characteristic is guaranteed only for L-version,  $20 \ \mu A$  max. at Ta = -20 to  $+40^{\circ}$ C.

- 2. This characteristic is guaranteed only for L-SL-version, 3  $\mu$ A max. at Ta = -20 to +40°C.
- 3. This characteristic is guaranteed only for L-UL-version, 1  $\mu$ A max. at Ta = -20 to +40°C.
- 4. CS2 controls address buffer, WE buffer, CS1 buffer, OE buffer, and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE, OE, CS1, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be CS2 ≥ V<sub>cc</sub> 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE, OE, I/O) can be in the high impedance state.
- 5. Typical values are at  $V_{cc}$  = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.
- 6.  $t_{RC}$  = read cycle time.

Low  $V_{CC}$  Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)







Low V<sub>CC</sub> Data Retention Timing Waveform (2) (CS2 Controlled)

WWW.100Y.COM.TW

100X.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW

# WWW.100Y.COM.TW HM628128D Series


WWW.100Y.COM.TW

100X.COM.TW

### **Package Dimensions**

WW.100Y.COM.TW

### HM628128DLP Series (DP-32)



WWW.100

WWW.100Y.COM

## HM628128D Series

WWW.I


#### HM628128DLFP Series (FP-32D)

WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW




# WWW.100Y.COM.TW HM628128D Series

WW.100Y.COM.TW

#### HM628128DLTS Series (TFP-32DC)

WWW.100Y.COM.TW

<u>10</u>0X.COM.TW



WWW.100

## HM628128D Series WWW.10


## HM628128DLT Series (TFP-32D)

WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

100X.COM.TW




# WWW.100Y.COM.TW HM628128D Series

WW.100Y.COM.TW

#### HM628128DLR Series (TFP-32DR)

WWW.100Y.COM.TW

100X.COM.TW



WWW.100

## HM628128D Series

## Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Approved by

Drawn by

## HM628128D Series

## **Revision Record**

Rev.	Date	Contents of Modification
0.0	Jan. 20, 1999	Initial issue