4 M SRAM (512-kword  $\times$  8-bit)

# HITACHI

ADE-203-1212B (Z) Rev. 2.0 May. 14, 2001

#### Description

The Hitachi HM628512C is a 4-Mbit static RAM organized 512-kword  $\times$  8-bit. It realizes higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). The device, packaged in a 525-mil SOP (foot print pitch width) or 400-mil TSOP TYPE II or 600-mil plastic DIP, is available for high density mounting. The HM628512C is suitable for battery backup system.

#### Features

- Single 5 V supply
- Access time: 55/70 ns (max)
- Power dissipation
  - Active: 10 mW/MHz (typ)
  - Standby: 4 µW (typ)
- Completely static memory. No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Battery backup operation

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **Ordering Information**

HM628512CLP-5 HM628512CLP-7	55 ns 70 ns	600-mil 32-pin plastic DIP (DP-32)
HM628512CLP-5SL	55 ns	TW WWW. 100X.COM
HM628512CLFP-5 HM628512CLFP-7	55 ns 70 ns	525-mil 32-pin plastic SOP (FP-32D)
HM628512CLFP-5SL	55 ns	COM.TW WWW.1001.COM.TV
HM628512CLTT-5 HM628512CLTT-7	55 ns 70 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM628512CLTT-5SL	55 ns	V.CONLETW WWW.LOOMLCONL
HM628512CLRR-5 HM628512CLRR-7	55 ns 70 ns	400-mil 32-pin plastic TSOP II reverse (TTP-32DR)
HM628512CLRR-5SL	55 ns	ON TW WW.100Y.COM.TV
OV.COM.TW	WWW WWW	100X.CON.TW WWW.100X.COM.T V.100X.COM.TW WWW.100X.COM.T

WWW.100






#### **Pin Description**

Pin name	Function
A0 to A18	Address input
I/O0 to I/O7	Data input/output
CS	Chip select
<u>OE</u>	Output enable
WE	Write enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground

### Block Diagram

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# HM628512C Series

			1	1		
WE	CS	OE 00	Mode	V <sub>cc</sub> current	Dout pin	Ref. cycle
×	н	× 1.10	Not selected	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	
Н	L	H.N.I	Output disable	I <sub>cc</sub>	High-Z	
H	L	NL NI	Read	I <sub>cc</sub>	Dout	Read cycle
LIN	L	Ĥ	Write	I <sub>cc</sub>	Din	Write cycle (1)
L	N L	- WWW	Write	I <sub>cc</sub>	Din	Write cycle (2)

Note: X: H or L

**Function Table** 

Parameter	Symbol	Value	Unit
Power supply voltage	V <sub>cc</sub>	-0.5 to +7.0	COV
Voltage on any pin relative to $V_{ss}$	VT COM	$-0.5^{*1}$ to V <sub>cc</sub> + 0.3 <sup>*2</sup>	V
Power dissipation	PT	1.0	W
Operating temperature	Topr	-20 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-20 to +85	0° C

#### **Recommended DC Operating Conditions** (Ta = -20 to $+70^{\circ}C$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	VOO
	V <sub>ss</sub>	0	0.10	0	V 100
Input high voltage	CO V <sub>IH</sub>	2.2	NOX-COL	V <sub>cc</sub> + 0.3	V
Input low voltage		-0.3 <sup>*1</sup>	<u>~1</u> COr	0.8	V

#### **DC** Characteristics

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Parameter		Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage currer	nty.1002.001	Ilul	_		1.1	μA	Vin = $V_{ss}$ to $V_{cc}$
Output leakage curr	ent	I <sub>LO</sub>	_		1.11	μA	$\frac{\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or}}{\overline{WE} = V_{IL}, V_{I/O} = V_{SS} \text{ to } V_{CC}}$
Operating power su	pply current: DC	I <sub>cc</sub>	N-	1.5	3	mA	$\overline{CS} = V_{IL},$ others = $V_{IH}/V_{IL}$ , $I_{I/O} = 0$ mA
Operating power supply current	HM628512C-5		TW TW	8	25	mA	$\label{eq:main_state} \begin{array}{l} \mbox{Min cycle, duty} = 100\% \\ \hline \mbox{CS} = \mbox{V}_{\mbox{\tiny IL}}, \mbox{ others} = \mbox{V}_{\mbox{\tiny IH}}/\mbox{V}_{\mbox{\tiny IL}} \\ \hline \mbox{I}_{\mbox{\tiny IO}} = 0 \ \mbox{mA} \end{array}$
	HM628512C-7	I <sub>CC1</sub>	<u>TT</u>	7	25	mA	TOO COM. I
Operating power supply current		I <sub>CC2</sub>	OM DMT	2	5	mA	$\begin{array}{l} Cycle \ time = 1 \ \mu s, \\ duty = 100\% \\ I_{I/O} = 0 \ mA, \ \overline{CS} \leq 0.2 \ V \\ V_{IH} \geq V_{CC} - 0.2 \ V, \ V_{IL} \leq 0.2 \ V \end{array}$
Standby power supp	oly current: DC	I <sub>SB</sub>		0.1	0.5	mA	$\overline{\text{CS}} = V_{IH}$
Standby power supp	oly current (1): DC	I <sub>SB1</sub>	<u></u>	0.8*2	20* <sup>2</sup>	μA	Vin $\ge$ 0 V, $\overline{CS} \ge$ V <sub>cc</sub> – 0.2 V
			1.00	0.8* <sup>3</sup>	10* <sup>3</sup>	μA 🔨	WWW.100Y.COM.TV
Output low voltage	VW W	V <sub>ol</sub>	T.C	<u>D</u> <u>M</u>	0.4	V	I <sub>oL</sub> = 2.1 mA
Output high voltage		V <sub>OH</sub>	2.4	OM.	NT.	V	I <sub>он</sub> = –1.0 mA

WWW.100Y.COM.TW Notes: 1. Typical values are at  $V_{cc} = 5.0 \text{ V}$ , Ta = +25°C and specified loading, and not guaranteed.

2. This characteristics is guaranteed only for L version.

3. This characteristics is guaranteed only for L-SL version.

#### **Capacitance** (Ta = $+25^{\circ}$ C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	V	8 00	pF	Vin = 0 V
Input/output capacitance*1	C <sub>I/O</sub>	-	10* <sup>2</sup>	pF	$V_{VO} = 0 V$

2.  $C_{VO}$  max = 12 pF only for HM628512CLP Series. WWW.100Y.COM.TW WWW.100Y.COM.TW

AC Characteristics (Ta = -20 to  $+70^{\circ}$ C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels: 0.8 V to 2.4 V
- Input rise and fall time: 5 ns •
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate +  $C_{L}$  (100 pF) (HM628512C-7)
  - 1 TTL Gate +  $C_L$  (50 pF) (HM628512C-5)

#### **Read Cycle**

		HM628	3512C				
		-5		-7	N.100	CON	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55		70	.W.1	ns	OMIT
Address access time	t <sub>AA</sub>	-M	55	_ 1	70	ns	M.TW
Chip select access time	t <sub>co</sub>	1.00	55		70	ns	WI.Mo
Output enable to output valid	t <sub>OE</sub>	N <del>.</del> Co.	25	_	35	ns	.Com.T
Chip selection to output in low-Z	t <sub>LZ</sub>	10	VT T	10	A.M.	ns	2
Output enable to output in low-Z	t <sub>oLZ</sub>	5 C	0 11.	5	VVV	ns	2
Chip deselection to output in high-Z	t <sub>HZ</sub>	0	20	0	25	ns	1, 2
Output disable to output in high-Z	t <sub>oHZ</sub>	0	20	0	25	ns	1, 2
Output hold from address change	t <sub>он</sub>	10	NOT	10	_	ns	Ton CO

#### 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


Write Cycle

#### 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

		HM628512C					
		-5		-7	-7 COM-1		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	55		70	MOD	ns	
Chip selection to end of write	t <sub>cw</sub>	50	<u>N</u> N.	60		ns	4
Address setup time	t <sub>AS</sub>	0	4111	0	<u>VL</u>	ns	5
Address valid to end of write	t <sub>AW</sub>	50	-41	60	NOXCO	ns	
Write pulse width	t <sub>WP</sub>	40		50	NOT C	ns	N 3, 12
Write recovery time	t <sub>WR</sub>	0	- <	0	. Tank	ns	6
WE to output in high-Z	t <sub>wHZ</sub>	0	20	0	25	ns	1, 2, 7
Data to write time overlap	t <sub>DW</sub>	25	1	30	<u>1.70</u>	ns	W
Data hold from write time	t <sub>DH</sub>	0		0	14.700	ns	1.1
Output active from output in high-Z	t <sub>ow</sub>	5		5	N 101	ns	2
Output disable to output in high-Z	t <sub>oHz</sub>	0	20	0	25	ns	1, 2, 7


Notes: 1. t<sub>HZ</sub>, t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

- 2. This parameter is sampled and not 100% tested.
- 3. A write occurs during the overlap (t<sub>WP</sub>) of a low CS and a low WE. A write begins at the later transition of CS going low or WE going low. A write ends at the earlier transition of CS going high or WE going high. t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 4.  $t_{cw}$  is measured from  $\overline{CS}$  going low to the end of write.
- 5. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 6.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
- 7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
- 8. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output remain in a high impedance state.
- 9. Dout is the same phase of the write data of this write cycle.
- 10. Dout is the read data of next address.
- 11. If CS is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- 12. In the write cycle with  $\overline{OE}$  low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.  $t_{WP} \ge t_{DW}$  min +  $t_{WHZ}$  max




Write Timing Waveform (1) (OE Clock)

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw







特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100X.

WWW.100Y.COM

WWW.100Y.COM.TW

WWW.100Y.C

#### **Low V**<sub>CC</sub> **Data Retention Characteristics** (Ta = -20 to $+70^{\circ}$ C)

Symbol	Min	Тур	Max	Unit	Test conditions* <sup>3</sup>
V <sub>DR</sub>	2	_	NTV.1	V	$\overline{CS} \ge V_{cc} - 0.2 \text{ V}, \text{ Vin} \ge 0 \text{ V}$
	N	0.8*4	20*1	μA	$\frac{V_{cc}}{CS} = 3.0 \text{ V}, \text{ Vin} \ge 0 \text{ V}$ $\overline{CS} \ge V_{cc} - 0.2 \text{ V}$
	N.	0.8*4	10* <sup>2</sup>	μA	COM. TW
t <sub>CDR</sub>	0	_	WW	ns	See retention waveform
tROM	t <sub>RC</sub> *5	_	VIN	ns	N.COM.
	V <sub>DR</sub> I <sub>CCDR</sub> t <sub>CDR</sub>	V <sub>DR</sub> 2 I <sub>CCDR</sub> — 	$ \begin{array}{ccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccc} V_{DR} & 2 & - & - \\ I_{CCDR} & - & 0.8^{*4} & 20^{*1} \\ \hline & & & \\ t_{CDR} & 0 & - & - \\ \end{array}$	$\begin{array}{c ccccc} V_{DR} & 2 & - & - & V \\ I_{CCDR} & - & 0.8^{*4} & 20^{*1} & \mu A \\ \hline & & & & \\ \hline & & & & \\ \hline & & & & & \\ \hline & & & &$


Notes: 1. For L-version and 10  $\mu$ A (max.) at Ta = -20 to +40°C.

2. For L-SL-version and 3  $\mu$ A (max.) at Ta = -20 to +40°C.

3. CS controls address buffer, WE buffer, OE buffer, and Din buffer. In data retention mode, Vin levels (address, WE, OE, I/O) can be in the high impedance state.

- 4. Typical values are at  $V_{cc}$  = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.
- 5.  $t_{RC}$  = read cycle time.

#### Low V<sub>CC</sub> Data Retention Timing Waveform (CS Controlled)



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **Package Dimensions**

W.1

#### HM628512CLP Series (DP-32)


WWW.100Y.COM.TW

WWW.100Y.COM.TW

NWW.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Unit: mm



WWW

WWW.100

N.M.M.10


WWW


	Hitachi Code	DP-32	
	JEDEC	A COM	TV.
	EIAJ	Conforms	1.1
	Mass (reference value)	5.1 g	NT .
1002	- N.I.	100-	M

#### Package Dimensions (cont.)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### HM628512CLFP Series (FP-32D)






#### Package Dimensions (cont.)

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### HM628512CLRR Series (TTP-32DR)



### 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝特力材料 886-3-5753170

# HM628512C Series

# Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI