

Multimedia Keyboard Encoder 8-Bit OTP MCU

Technical Document

- <u>Tools Information</u>
- FAQs
- <u>Application Note</u>

Features

- Operating voltage: 2.2V~5.5V
- 32/34 bidirectional I/O lines
- One 8-bit programmable timer counter with overflow interrupts
- · Crystal or RC oscillator
- Watchdog Timer
- 3K×16 program EPROM
- 160×8 data RAM
- · One external interrupt pin (shared with PC2)

General Description

The HT82K68E is an 8-bit high performance peripheral interface IC, designed for multiple I/O products and multimedia applications. It supports interface to a low speed PC with multimedia keyboard or wireless keyboard in

WWW.100Y


- 2.4V LVR by option (default disable)
- HALT function and wake-up feature reduce power consumption

HT82K68E

- Six-level subroutine nesting
- Bit manipulation instructions
- 16-bit table read instructions
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- 20/28-pin SOP, 48-pin SSOP package

Windows 95, Windows 98 or Windows 2000 environment. A HALT feature is included to reduce power consumption.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WW.100Y.COM.7 WWW.100 NWW. **Block Diagram** WWW.100Y.COM.TW 特力材料 886-3-5753170 PC2 STACK0 WWW.100Y.COM.TW 胜特力电子(上海) 86-21-54151736 ¥ STACK1 Interrupt 胜特力电子(深圳) 86-755-83298787 STACK2 SYS CLK/4 Circuit STACK3 Http://www.100y.com.tw STACK4 Program INTC TMR STACK5 ROM Counter ĵţ TMRC 8 bit ļĘ Instruction SYS CLK/4 MP0 Register M U X WDTS DATA MP1 M U X Memory WDT Prescaler WDT WWW.100Y.COM.TW ĵ, WWW.100Y.COM.TW RC OSC WWW.100Y.COM.TW PEC PORT E MUX Instruction ► PE0~PE4 PE Decoder PDC STATUS PORT D ALU ►X PD0~PD7 PD Timing Shifter Generator ĵţ PCC PORT C ► PC0~PC7 ĵ, PC \boxtimes ACC OSC2 OSC1 PBC RESET WWW.100Y.C WWW.100Y.COM.TW PORT B ► PB0~PB7 VDD PB VSS PAC PORT A WWW.100Y.CO PA

100Y.COM.TW

OM.TW



	-1					
Pin Assignme	nt					
				PB5 🗖 1	48 PB6	3
		NW VI		PB4 🗖 2	47 D PB7	7
特力材料886	-3 - 5753170	W.W.		PA3 🗖 3	46 🗆 PA4	1
特力电子(上海) 86-	21-54151736	WW II		PA2 4	45 🗆 PA5	5
特力电子(深圳) 86-		WWW.		PA1 5	44 D PA6	3
				PA0 6	43 🗆 PA7	7
Http://www.100	y. com. tw	WWW		PB3 🗖 7	42 🗆 NC	
		VIII		PB2 🗆 8	41 🗆 NC	
				PB1 🗖 9	40 🗆 NC	
			C.	PB0 🗖 10) 39 □ NC	
		РВ5 🗆 1	28 🗆 PB6	NC [11	38 □ OS0	C2
		РВ4 🗆 2	27 🗆 PB7	NC 🗖 12	2 37 🗆 OSO	C1
		PA3 🛛 3	26 🗆 PA4	PD7 [13	36 UDE	C
		PA2 4	25 🗆 PA5	PD6 🗖 14	1 35 🗆 RES	SET
PA3 🗖 1	20 🗆 PA4	🔨 PA1 🛛 5	24 🗆 PA6	PD5 [15	5 34 🗆 PE4	1(LED
PA2 🗖 2	19 🗆 PA5	PA0 🗆 6	23 🗆 PA7	PD4 [16	6 33 🗆 PD3	3
PA1 🗖 3	18 🗆 PA6	РВ3 🗆 7	22 🗆 OSC2	VSS 🗖 17	N 32 🗆 PD2	2
PA0 🗖 4	17 🗆 PA7	РВ2 🗆 8	21 🗆 OSC1	PE2(LED) [18	31 DPD1	1
PB1 🗖 5	16 🗆 OSC2	РВ1 🗆 9	20 🗆 VDD	PE3(LED) [19	30 D PD0)
РВ0 🗖 6	15 🗆 OSC1	РВ0 🗆 10	19 RESET	PC0 20	29 PC7	7
VSS 🗖 7		VSS 🗆 11	18 🗆 PC7	PC1 21	28 🗆 PC6	3
PE2 🗖 8	13 RESET	PC1 12	17 🗆 PC6	PC2 22	2 27 D PC5	5
PC0 🗖 9	12 PC3	PC2 13	16 🗆 PC5	PE0 23	3 26 PC4	4
PC1 🗖 10	11 🗆 PC2	PC3 🗆 14	15 🗆 PC4	PE1 24	25 D PC3	3
HT82K68E - 20 SOP-A			K68E SOP-A		T82K68E 8 SSOP-A	

W.100Y.COM.TW

<u>on</u>t.TW

	riptio		TIDOLOG TAN AN TODLOG TAN
Pin Name	I/O	Mask Option	Description
PA0~PA7	I/O	Wake-up Pull-high or None	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt Trig- ger input with or without 12K pull-high resistor.
PB0~PB7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the output or Schmitt Trigger input with or without pull-high resistor.
PC0	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up in- put by mask option.
PC1	I/O	Wake-up Pull-high or None	This pin is an I/O port. NMOS open drain output with pull-high resistor and can be used as DATA or CLOCK line of PS2. This pin can be configured as a wake-up in- put by mask option.
PC2~PC3	I/O	Wake-up Pull-high or None	Bidirectional 2-bit input/output port. Each bit can be configured as a wake-up input by mask option. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor. PC2 also as external interrupt input pin. PE0 determine whether rising edge or fall- ing edge of PC2 to trigger the INT circuit.
PC4~PC7	I/O	Pull-high or None	Bidirectional 4-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.
PD0~PD7	I/O	Pull-high or None	Bidirectional 8-bit input/output port. Software* instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor.



Pin Name	I/O	Mask Option	Description
PE0~PE1	1/0	Pull-high or None	Bidirectional input/output port. Software* instruction determine the CMOS output or Schmitt Trigger input with or without pull-high resistor. If PE0 output 1, rising edge of PC2 trigger INT circuit. PE0 output 0, falling edge of PC2 trigger INT circuit.
PE2	0	OM.TW	This pin is a CMOS output structure. The pad can function as LED (SCR) drivers for the keyboard. I_{OL} =18mA at V_{OL} =3.4V
PE3	0	CONTRA	This pin is a CMOS output structure. The pad can function as LED (NUM) drivers for the keyboard. I_{OL} =18mA at V_{OL} =3.4V
PE4	0	COM.T	This pin is a CMOS output structure. The pad can function as LED (CAP) drivers for the keyboard. I_{OL} =18mA at V_{OL} =3.4V
VDD	7	N.CO.	Positive power supply
VSS	<u>-</u>	N.COM	Negative power supply, ground
RESET	i	00Y.COM	Chip reset input. Active low. Built-in power-on reset circuit to reset the entire chip. Chip can also be externally reset via RESET pin
OSC1 OSC2	 0	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal for the internal system clock. In the case of RC operation, OSC2 is the output terminal for the 1/4 system clock; A 110k Ω resistor is connected to OSC1 to generate a 2 MHZ frequency.

Note: *: Software means the HT–IDE (Holtek Integrated Development Environment) can be configured by mask option.

Absolute Maximum Ratings

Supply Voltage	V_{SS} –0.3V to V_{SS} +6.0V	Storage Temperature	50°C to 125°C
Input Voltage	V _{SS} –0.3V to V _{DD} +0.3V	Operating Temperature	25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

0	B	ON	Test Conditions	N.10	Тур.	0.22	
Symbol	Parameter	VDD	Conditions	Min.		Max.	Unit
V _{DD}	Operating Voltage		M.T.M - W	2.2	100x	5.5	V
1		3V	No lood f CMU		0.7	1.5	mA
I _{DD1}	1 Operating Current (Crystal OSC)		No load, f _{SYS} = 6MHz	NN.	2	5	mA
1	Operating Current (RC OSC)			NTN	0.5	01.C	mA
I _{DD2}			No load, f _{SYS} = 6MHz		2	5	mA
1			COMPT		NN.	8	μA
I _{STB1}	Standby Current (WDT enabled)	5V	No load, system HALT		V V	15	μA
1		3V	ON.TY	_	-	3	μA
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT		<u></u>	6	μA
N/	Input Low Voltage for I/O Ports	3V	100Y. 00-11.TW	0	_	0.9	V
(Schmitt)		5V	1001.00	0	_	1.5	V
N/	Input High Voltage for I/O Ports	3V		2.1	_	3	V
V _{IH1}	(Schmitt)	5V	_	3.5	_	5	V

4

Rev. 1.80

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw December 26, 2005

Ta=25°C



Symbol	Parameter		Test Conditions	— Min.	Тур.	Max.	Unit	
- Cynisol	TW diamond with the	VDD	Conditions					
V _{IL2}	Input Low Voltage (RESET)	3V	WTO NT	0	$N\overline{J}$.	0.7	V	
VIL2	Input Low Voltage (RESET)	5V	N.CON-TW	0	NT.N	1.3	v	
N^{100}		3V	CONT.	2.4	NAI	3	V.CO	
V _{IH2}	Input High Voltage (RESET)	5V	CONC.	4.0		5	VO	
V _{LVR}	Low Voltage Reset		1001. COM.TH	_	2.4	1.H.D	V	
I _{OL}	I/O Port Sink Current of PA, PB, PC, PD, PE0~1	5V	V _{OL} = 0.5V	16	25	W-AN.	mA	
I _{OH1}	I/O Port Source Current of PA, PB, PC2~7 PD, PE0~1	5V	V _{OH} = 4.5V	8-14	-16	NNN	mA	
I _{OH2}	I/O Port Source Current of PE2~4	5V	V _{OH} = 4.5V	-2.5	-4	1 M	mA	
ILED	LED Sink Current (SCR, NUM, CAP)	5V	V _{OL} =3.4V	10	18	24	mA	
t _{POR}	Power-on Reset Time	5V	R=100kΩ, C=0.1μF	50	100	150	ms	
D	Internal Pull-high Resistance of PA,		WW.10 CC	30	60	90	kΩ	
R _{PH}	PB, PC, PD, PE Port	5V	WW100 X C	15	30	45	kΩ	
	Internal Pull-high Resistance of DATA,	3V	W. W. 1001.	4	9	15	kΩ	
R _{PH1}	CLK	5V	N 100X.	2	4.7	8	kΩ	
	Internal Pull-high Resistance of	3V	WW 1005	30	60	90	kΩ	
R _{PH2}	RESET	5V	WW 100	15	31	46	kΩ	
∆f/f	Frequency Variation	5V	Crystal	NY CO		±1	%	
Δf/f1	Frequency Variation	5V	RC		DIT.	±20	%	
L	N. 100 M. OM		WIN	00 21 6	101			

100Y.COM.TW

OM.TW

0	Busily 100 F.	JW.	Test Conditions	Min.	<u>, c</u> 0	1	
Symbol	Parameter	V _{DD}	Conditions		Тур.	Max.	Unit
ſ	Quarters Oliver (Quarter 0.00)	3V	IM - MM	Otto	6	o d í.	MHz
f _{SYS1}	System Clock (Crystal OSC)	5V	UIM - MM	-	6		MHz
1		ЗV	OSC resistor 40kΩ	4.8	6	7.2	MHz
f _{SYS2}	System Clock (RC OSC)	5V	OSC resistor 40kΩ	4.8	6	7.2	MHz
+	Watch dan Occillaton David	3V	ON THE	45	90	180	μs
t _{WDTOSC}	Watchdog Oscillator Period	5V	COM.	35	78	130	μs
t	Watchdog Time-out Period (RC)	ЗV	Without WDT prescaler	12	23	45	ms
t _{WDT1}	watchdog Time-out Period (RC)	5V	without wD1 prescaler	9	19	35	ms
t _{WDT2}	Watchdog Time-out Period (System Clock)	N.100	Without WDT prescaler	_	1024	1003	t _{SYS}
t _{RES}	External Reset Low Pulse Width	11.70	N.COM.	1	N N	N- <u>r</u> o	μs
t _{SST}	System Start-up Timer Period	W.V.	Power-up or wake-up from HALT	_	1024	_	t _{SYS}
t _{INT}	Interrupt Pulse Width	AV.	Long.Com	1		_	μS

5

Note: $t_{SYS} = 1/f_{SYS}$

Rev. 1.80

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



Functional Description

Execution Flow

The HT82K68E system clock is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The 12-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

Once a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized with 3072×16 bits, addressed by the program counter and table pointer.



Execution Flow


1	N	Program Counter											
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0	
External interrupt	0	0	0	0	0	0	0	0	0	1	0	0	
Timer counter overflow	0	0	0	0	0	0	0	0	1	0	0	0	
Skip	Program Counter+2												
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0	
Jump, call branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0	
Return from subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0	

Note: *11~*0: Program counter bits

#11~#0: Instruction code bits

S11~S0: Stack register bits @7~@0: PCL bits





Program Memory

Certain locations in the program memory are reserved for special usage:

Location 000

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Location 004H

Location 004H is reserved for external interrupt service program. If the PC2 (external input pin) is activated, the interrupt is enabled, and the stack is not full, the program begins execution at location 004H. The pin PE0 determine whether the rising or falling edge of the PC2 to activate external interrupt service program.

Location 008H

This area is reserved for the timer counter interrupt service program. If timer interrupt results from a timer counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, one page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 1 bit is read as 0. The Table Higher-order byte register (TBLH) is read only. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into six levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgement, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

Data Memory - RAM

The data memory is designed with 184×8 bits. It is divided into two functional groups: special function registers and general purpose data memory (160×8). Most of them are read/write, but some are read only.

The special function registers include the Indirect Addressing register 0 (00H), the Memory Pointer register 0 (MP0;01H), the Indirect Addressing register 1 (02H), the Memory Pointer register 1 (MP1;03H), the Accumulator (ACC;05H), the Program Counter Lower-byte register (PCL;06H), the Table Pointer (TBLP;07H), the Table Higher-order byte register (TBLH;08H), the Watchdog Timer option Setting register (WDTS;09H), the Status register (STATUS;0AH), the Interrupt Control register

			N	M.M.		Table L	ocation	N	-	NWN	•••	
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	0	1	1	@7	@6	@5	@4	@3	@2	@1	@0

7

Note: *11~*0: Table location bits

@7~@0: Table location bits

Rev. 1.80

P11~P8: Current program counter bits

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw



00H	Indirect Addressing Register 0	N 100
01H	MP0	WW.Los
02H	Indirect Addressing Register 1	SN 11 10
03H	MP1	WW.L
04H	T.C. ALTIN	
05H	ACC	WWW.
06H	PCL	N.
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	- N
овн	INTC	
0CH	COMP.	VIN
0DH	TMR	
0EH	TMRC	
0FH	-100 L. M.I.	Special Purpose
10H	N.Com	Data Memory
11H	IN TOO TON'T	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H	PC	
17H	PCC	NV-
18H	PD	
19H	PDC	Wn
1AH	PE	
1BH	PEC	WT
1CH	N.100	-ON.
20H	WWW LOOX.	
60H		: Unused.
	General Purpose	Read as "00"
	Data Memory	Reau as our
	(160 Bytes)	M
FFH	ANN N.	V.COM
	PAM Mapping	

RAM Mapping

(INTC;0BH), the timer counter register (TMR;0DH), the timer counter control register (TMRC;0EH), the I/O registers (PA;12H, PB;14H, PC;16H, PD;18H, PE;1AH) and the I/O control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H, PEC;1BH). The remaining space before the 60H is reserved for future expanded usage and reading these locations will get the result 00H. The general purpose data memory, addressed from 60H to FFH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through Memory pointer registers (MP0;01H, MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] can access the data memory

pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly will return the result 00H. Writing indirectly results in no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are 8-bit registers which can be used to access the data memory by combining corresponding indirect addressing registers.

Accumulator

The accumulator is closely related to the ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – Status

The 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF) and watch dog time-out flag (TO). The status register not only records the status information but also controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flags. It should be noted that operations related to the status register may give different results from those intended. The TO and PDF flags can only be changed by system power up, Watchdog Timer overflow, executing the HALT instruction and clearing the Watchdog Timer.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of status are important and if the subroutine can corrupt the status register, precaution must be taken to save it prop-

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

erly.



Bit No.	Label	Function
0	c	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
100	AC	AC is set if an operation results in a carry out of the low nibbles in addition or if no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	ov	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared when either a system power-up or executing the CLR WDT instruction. PDF is set by executing a HALT instruction.
5	то	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
6, 7	1.700	Unused bit, read as "0"

Status (0AH) Register

Interrupt

The HT82K68E provides an internal timer counter interrupt and an external interrupt shared with PC2. The interrupt control register (INTC;0BH) contains the interrupt control bits to set not only the enable/disable status but also the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupt have the wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack followed by a branch to a subroutine at the specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and Status register (STATUS) are altered by the interrupt service program which corrupt the desired control sequence, the contents should be saved in advance.

The internal timer counter interrupt is initialized by setting the timer counter interrupt request flag (TOF; bit 5 of INTC), which is normally caused by a timer counter overflow. When the interrupt is enabled, and the stack is not full and the TOF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TOF) will be reset and the EMI bit cleared to disable further interrupts.

The external interrupt is shared with PC2. The external interrupt is activated, the related interrupt request flag (EIF; bit4 of INTC) is then set. When the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will also be cleared to disable other interrupts.

The external interrupt (PC2) can be triggered by a high to low transition, or a low to high transition of the PC2, which is dependent on the output level of the PE0. When PE0 is output high, the external interrupt is triggered by a low to high transition of the PC2. When PE0 is output low, the external interrupt is triggered by a high to low transition of PC2.

Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
1	EEI	Control the external interrupt
2	ETOI	Controls the timer counter interrupt (1= enabled; 0= disabled)
3	_	Unused bit, read as "0"
4	EIF	External interrupt flag
5	T0F	Internal timer counter request flag (1= active; 0= inactive)
6, 7	_	Unused bit, read as "0"

INTC (0BH) Register

0

Rev. 1.80

	Э
勝特力材料	886-3-5753170
胜特力电子(上海)	86-21-54151736
胜特力电子(深圳)	86-755-83298787
Http://www.	100y. com. tw



During the execution of an interrupt subroutine, other interrupt acknowledgements are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, a RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


Interrupt Source	Vector	
External interrupt 1	04H	
Timer counter overflow	08H	

The timer counter interrupt request flag (T0F), external interrupt request (EIF) enable timer counter bit (ET0I), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, ET0I and EEI, are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is suggested that a program does not use the "CALL subroutine" within the interrupt subroutine. Because interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine it will damage the original control sequence.

Oscillator Configuration

There are two oscillator circuits in HT82K68E. Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by mask options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and resists the external signal to conserve power.



RC Oscillator

HT82K68E

System Oscillator

If an RC oscillator is used, an external resistor between OSC1 and VDD is needed and the resistance must range from $51k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.


If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift needed for oscillator, no other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works for a period of approximately 78us. The WDT oscillator can be disabled by mask option to conserve power.

Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by mask options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT results in no operation.

Once the internal WDT oscillator (RC oscillator normally with a period of 78µs) is selected, it is first divided by 256



Watchdog Timer

10



勝特力林	才料 886-3-5753170
胜特力电子	(上海) 86-21-54151736
胜特力电子	(深圳) 86-755-83298787
Http://	www. 100y. com. tw



(8-stages) to get the nominal time-out period of approximately 20ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.

If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the WDT logic can be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1.0	1:2
0	1	0	1:4
0	1	1.00	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. An overflow in the HALT mode, initializes a "warm reset" only when the program counter and stack pointer are reset to zero. To clear the contents of the WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RESET), software instruction(s), or a HALT instruction. There are two types of software instructions; CLR WDT and CLR WDT1/CLR WDT2. Of these two types of instruction, only one can be active depending on the mask option - "CLR WDT times selection option". If the "CLR WDT" is selected (ie. CLR WDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (ie. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of the time-out.

Power Down Operation – HALT

The HALT mode is initialized by the HALT instruction and results in the following...

 The system oscillator will turn off but the WDT oscillator keeps running (if the WDT oscillator is selected).

- The contents of the on-chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recount again (if the WDT clock has come from the WDT oscillator).
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, interrupt, and external falling edge signal on port A and port C [0:3] or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". Examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared when system power-up or executing the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and stack pointer, the others keep their original status.

On the other hand, awakening from an external interrupt (PC2), two sequences may happen. If the interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. But if the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

The port A or port C [0:3] wake-up can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event occurs, and the system clock comes from a crystal, it takes $1024 t_{SYS}$ (system clock period) to resume normal operation. In other words, the HT82K68E will insert a dummy period after the wake-up. If the system clock comes from an RC oscillator, it continues operating immediately. If the wake-up results in next instruction execution, this will execute immediately after the dummy period is completed.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- RESET reset during normal operation
- RESET reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a warm reset that just resets the program counter and stack pointer, leaving the other circuits to remain in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

Rev. 1.80

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

11



HT	82	K6	8E
----	----	----	----

то	PDF	RESET Conditions
0	0	RESET reset during power-up
u	√u	RESET reset during normal operation
0	1 (RESET wake-up HALT
1	u	WDT time-out during normal operation
1	01	WDT wake-up HALT

Note: "u" means unchanged

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when it awakes from the HALT state.

When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the RESET pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

	· · · · · · · · · · · · · · · · · · ·	
Program Counter	000H	
Prescaler	Clear	
WDT	Clear. After master reset, WDT begins counting	
Timer counter	Off	
Input/output ports	Input mode	
Stack Pointer	Points to the top of the stack	

The functional unit chip reset status is shown below.


Timer Counter


A timer counter (TMR) is implemented in the HT82K68E. The timer counter contains an 8-bit programmable count-up counter and the clock may come from the system clock divided by 4.

Using the internal instruction clock, there is only one reference time-base.


There are two registers related to the timer counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer counter preload register and reading TMR gets the contents of the timer counter. The TMRC is a timer counter control register, which defines some options.

In the timer mode, once the timer counter starts counting, it will count from the current contents in the timer





Reset Circuit



Reset Configuration

counter to FFH. Once overflow occurs, the counter is reloaded from the timer counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the case of timer counter OFF condition, writing data to the timer counter preload register will also reload that data to the timer counter. But if the timer counter is turned on, data written to it will only be kept in the timer counter preload register. The timer counter will still operate until overflow occurs. When the timer counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

Bit No.	Label	Function	WW. 100X.CO	
0~3	_	Unused bit, read as "0"	NWW.L	
4	TON	To enable/disable timer counting (0= disabled; 1= enabled)		
5	_	Unused bit, read as "0"	勝特力材料	886-3-5753170
6 7	TM0 TM1	10= Timer mode (internal clock)	胜特力电子(上海)	86-21-54151736 86-755-83298787
		TMRC (0EH) Register	(Selveran Diane)	. 100v. com. tw

Rev. 1.80




Register	Reset (Power On)	WDT Time-out (Normal Operation)	RESET Reset (Normal Operation)	RESET Reset (HALT)	WDT Time-out (HALT)
MP0	XXXX XXXX		սսսս սսսս	սսսս սսսս	uuuu uuuu
MP1	XXXX XXXX	սսսս սսսս	uuuu uuuu	սսսս սսսս	սսսս սսսս
ACC	xxxx xxxx	սսսս սսսս		սսսս սսսս	սսսս սսսս
Program Counter	000H	000H	000H	000Н	000H*
TBLP	XXXX XXXX	սսսս սսսս	uuuu uuuu	սսսս սսսս	սսսս սսսս
TBLH	-xxx xxxx	-uuu uuuu	-นนน นนนน	🚺 -uuu uuuu	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu CO	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR	xxxx xxxx	սսսս սսսս	սսսս սսսս	սսսս սսսս	սսսս սսսս
TMRC	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PB	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	🔨 ບບບບ ບບບບ
PC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PD	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PDC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PE	1 1111	1 1111	1 1111	1 1111	u uuuu
PEC	1 1111	1 1111	1 1111	1 1111	u uuuu

Note: "*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw





Input/Output Ports

There are 32 bidirectional input/output lines in the HT82K68E, labeled from PA to PE, which are mapped to the data memory of [12H], [14H], [16H], [18H] and [1AH] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H, 14H, 16H, 18H or 1AH). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor (mask option) structures can be reconfigured dynamically (i.e., on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source(s) also depend(s) on the control register. If the control register bit is "1", input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H. 15H. 17H, 19H and 1BH.


After a chip reset, these input/output lines stay at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the SET [m].i or CLR [m].i (m=12H, 14H, 16H, 18H or 1AH) instruction.

Some instructions first input data and then follow the output operations. For example, the SET [m].i, CLR [m].i, CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A and port C [0:3] has the capability to wake-up the device.

PC2 is shared with the external interrupt pin, PE2~PE4 is defined as CMOS output pins only. PE0 can determine whether the high to low transition, or the low to high transition of PC2 to activate the external subroutine, when PE0 output high, the low to high transition of PC2 to trigger the external subroutine, when PE0 output low, the high to low transition of PC2 to trigger the external subroutine.

PE2~PE4 is configured as CMOS output only and is used to drive the LED. PC0, PC1 is configured as NMOS open drain output with 4.6k Ω pull-high resistor such that it can easy to use as DATA or CLOCK line of PS2 keyboard application.





Low Voltage Reset – LVR


The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$ such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:


- The low voltage $(0.9V \sim V_{LVR})$ has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



Low Voltage Reset

- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



ROM Code Option

The following shows six kinds of ROM code option in the HT82K68E. All the ROM code options must be defined to ensure proper system function.

No.	ROM Code Option
1	OSC type selection. This option is to decide if an RC or Crystal oscillator is chosen as system clock. If the Crystal oscillator is selected, the XST (Crystal Start-up Timer) default is activated, otherwise the XST is disabled.
2	WDT source selection. There are three types of selection: on-chip RC oscillator, instruction clock or disable the WDT.
3	CLRWDT times selection. This option defines the way to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two times" means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, only then will the WDT be cleared.
4	Wake-up selection. This option defines the wake-up function activity. External I/O pins (PA and PC [0:3] only) all have the capability to wake-up the chip from a HALT.
5	Pull-high selection. This option is to decide whether the pull-high resistance is visible or not in the input mode of the I/O ports. Each bit of an I/O port can be independently selected.
6	LVR enable/disable. User can configure whether enable or disable the circuit by configuration option.


WWW.100

Application Circuits

RC Oscillator for Multiple I/O Applications

Crystal Oscillator or Ceramic Resonator for **Multiple I/O Applications**

W.100Y.COM





.COM.TW Y.COM.TW DY.COM.TW 00Y.COM.TW 100Y.COM.TW

W.100Y.COM.TW W.100Y.COM.TW WW.100Y.COM.TV

WWW.100

Mnemonic	Description	Instruction Cycle	Flag Affected			
Arithmetic	NETW WWW.1002. COM TW	NW.	00 1.21 C			
ADD A,[m]	Add data memory to ACC	1	Z,C,AC,O			
ADDM A,[m]	Add ACC to data memory	1 ⁽¹⁾	Z,C,AC,O			
ADD A,x	Add immediate data to ACC	1	Z,C,AC,C			
ADC A,[m]	Add data memory to ACC with carry	1	Z,C,AC,C			
ADCM A,[m]	Add ACC to data memory with carry	1 ⁽¹⁾	Z,C,AC,C			
SUB A,x	Subtract immediate data from ACC	1	Z,C,AC,C			
SUB A,[m]	Subtract data memory from ACC	1	Z,C,AC,C			
SUBM A,[m]	Subtract data memory from ACC with result in data memory	1 1 ⁽¹⁾	Z,C,AC,C			
SBC A,[m]	Subtract data memory from ACC with carry	1 🕥	Z,C,AC,C			
SBCM A,[m]	Subtract data memory from ACC with carry and result in data memory	1 ⁽¹⁾	Z,C,AC,C			
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 ⁽¹⁾	2,0,70,0 C			
Logic Operati	ion		NI			
AND A,[m]	AND data memory to ACC	1	Z			
OR A,[m]	OR data memory to ACC	1	Z			
XOR A,[m]	Exclusive-OR data memory to ACC	1	Z			
ANDM A,[m]	AND ACC to data memory	1 ⁽¹⁾	Z Z			
ORM A,[m]	OR ACC to data memory	1(1)	Z			
XORM A,[m]	Exclusive-OR ACC to data memory	1 ⁽¹⁾	Z Z			
AND A,x 🔨	AND immediate data to ACC	1	Z			
OR A,x	OR immediate data to ACC	1	Z Z			
XOR A,x	Exclusive-OR immediate data to ACC	1				
CPL [m]	Complement data memory	1 ⁽¹⁾	Z			
CPLA [m]	Complement data memory with result in ACC	-0 ^{1.1}	Z			
Increment & Decrement						
INCA [m]	Increment data memory with result in ACC	1.1	Z			
INC [m]	Increment data memory	1 ⁽¹⁾	Z			
DECA [m]	Decrement data memory with result in ACC	1 1	Z			
DEC [m]	Decrement data memory	1(1)	Z			
Rotate	W.100 COM.1	T CON	1.1			
RRA [m]	Rotate data memory right with result in ACC	1 00	None			
RR [m]	Rotate data memory right	1 ⁽¹⁾	None			
RRCA [m]	Rotate data memory right through carry with result in ACC	1.0	С			
RRC [m]	Rotate data memory right through carry	1 ⁽¹⁾	С			
RLA [m]	Rotate data memory left with result in ACC	1 1	None			
RL [m]	Rotate data memory left	1 ⁽¹⁾	None			
RLCA [m]	Rotate data memory left through carry with result in ACC	1	C			
RLC [m]	Rotate data memory left through carry	1 ⁽¹⁾	C			
Data Move	WW TIODY.COM.TW W	100				
MOV A,[m]	Move data memory to ACC	1.0	None			
MOV [m],A	Move ACC to data memory	1 ⁽¹⁾	None			
MOV A,x	Move immediate data to ACC	1.1	None			
Bit Operation	WWW. CON TW	MM	100Y.C			
CLR [m].i	Clear bit of data memory	1 ⁽¹⁾	None			
SET [m].i	Set bit of data memory	1 ⁽¹⁾	None			

100Y.COM.TW

WT.MOT

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

A.TW



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch	M. A. COM. TW	WWW.	MY.CO
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1(2)	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read	100Y.CO. W.TW WWW. 100Y.CO.	I.TW	N. C.
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	SW.1001. COM.TV	DW.1	ALL N
NOP	No operation	1.1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer		TO ⁽⁴⁾ ,PDF ⁽⁴
CLR WDT2	Pre-clear Watchdog Timer	1.1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None None
SWAPA [m]	Swap nibbles of data memory with result in ACC	11.	None
HALT	Enter power down mode	CU1	TO,PDF
	ediate data n memory address	100Y.COM	TW

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - √: Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - (3): (1) and (2)
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the WWW.100Y.COM CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. WWW.100Y.COM.TW Otherwise the TO and PDF flags remain unchanged.

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WWW.100X.C WW.100X HT82K68E

WWW.100 Instruction Definition

[m] Add da	ata memory ar	nd carry to	the accu	mulator			
ion The co		specified c	lata mem	iory, accun		d the carry flag are add	ed si-
ACC +	– ACC+[m]+C	W.L					
flag(s)							
ТО	PDF	OV	Z	AC	С	WWW.IUG	
V.100 Y. CON.TY	- I - I	V	14	COM	V	WWW.10	
[m] Add th	e accumulato	r and carry	to data	memory			
The co	ontents of the	specified c	lata merr	ory, accun		d the carry flag are add	ed si-
	neously, leavin	g the resu	It in the s	pecified da	ta memor	y.	
	ACC+[m]+C						
flag(s)	M.T.W			100X.	-M		
TO TO	PDF	OV	Z	AC	С	IN W	
WWW.L	NTT N	\checkmark	V	V	CV.	W WE	
Add da	ata memory to	the accun	nulator				
				ory and th	e accumu	ator are added. The rea	sult is
	in the accum			WW.1			
ACC +	ACC+[m]						
ag(s)	N.Com	TW	1	N N	100%.	COM.TW	
то	PDF	OV	Z	AC	C	WT.MO.	
WWW.	oby.CO	V	\checkmark	V	V	Y.COM.TW	
Add in	nmediate data	to the acc	umulator				
n The co accum		accumulato	or and the	specified	data are a	dded, leaving the result	in the
	– ACC+x						
ACC +							
	PDF	OV	Z	AC	С	N.1001. OM	
ag(s)	PDF	OV √	Z √	AC √	C √	W.1001.COM	
lag(s)	WWW.10	NVC	V	1		W.1001.COM	
lag(s) TO [m] Add th on The co	e accumulato	r to the dat	√ ta memor	√ ry		ator are added. The re	
ag(s) TO [m] Add th n The co stored	e accumulato	r to the dat	√ ta memor	√ ry			
ag(s) [m] Add th n The co stored [m] ←	e accumulato ontents of the in the data m	r to the dat	√ ta memor	√ ry			
flag(s) TO ,[m] Add th on The co stored	e accumulato ontents of the in the data m ACC+[m]	r to the dat	√ ta memor	√ ry			
g(s) TO → 1] Add th The co stored [m] ← g(s)	e accumulato ontents of the in the data m ACC+[m]	√ r to the dat specified c emory.	√ ta memo lata mem	y ory and th	√ e accumu		

W.100Y.COM.TW

MT.MOC

Http://www.100y.com.tw

Rev. 1.80



AND A,[m]

Description

Logical AND accumulator with data memory

Data in the accumulator and the specified data memory perform a bitwise logical_AND operation. The result is stored in the accumulator.

Operation

ACC ← ACC "AND" [m]

ACC ← ACC "AND" x

Affected flag(s)

ТО	PDF	OV	z	AC	С
est-		$M_{\overline{M}}$.	V.C	<u>) Nr.</u> 1	- 12

AND A,x Description Logical AND immediate data to the accumulator

WWW.100Y.COM.T Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.

Operation A

Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	L.COM	TH		\checkmark	10 01 .C			
ANDM A,[m]	Logical A	ND data m	nemory with	the accu	mulator			
Description			l data mem s stored in			ator perform	a bitwise logical_AND op-	
Operation	$[m] \leftarrow AC$	C "AND" [[m]					
Affected flag(s)								
	то	PDF	ov	Z	AC	С		
	V001001		TN			1001.		
CALL addr	Subroutin	e call						
Description	program of this onto	counter inc the stack.	rements or	ice to obta ted addre	in the add	ess of the n	e indicated address. The xt instruction, and pushes gram execution continues	
Operation		Program C Counter ←						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	<u>N</u>	1.7	01-00	M.TV	_	<u>M</u>		
CLR [m]	Clear data	a memory						
Description			specified o	ata mem	ory are cle	ared to 0.		
Operation	[m] ← 00l							
Affected flag(s)								
	то	PDF	OV	z	AC	С		
			NN.	- <u>+</u> C		- N		
	L	4	NNN.	100X.C	CO _{M'1}	14	勝 特 力 材 料 886-3-4 胜特力电子(上海) 86-21-4 胜特力电子(深圳) 86-755	54151736

Http://www. 100y. com. tw

Affected	flag(s)
----------	---------

Rev.	1.80



HOLTEK		NN.10		W.r	N.	WW	HT82K68
CLR [m].i	Clear bit o	of data me	mory				
Description	The bit i o	f the spec	ified data n	nemory is	s cleared t	o 0.	
Operation	[m].i ← 0						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	- ¹⁹ T.M			01.	D.t.T	_	
CLR WDT	Clear Wat	chdog Tim	her				
Description				WDT). T	he power	down bit (PDI	F) and time-out bit (TO) ar
Operation	WDT $\leftarrow 0$						
	PDF and	TO ← 0					
Affected flag(s)		DDC	014	NN.II		OVr.	
	ТО	PDF	OV	Z	AC	c	
	0	0	-V	N N	1002		
CLR WDT1	Preclear \	Vatchdog	Timer				
Description	of this inst	ruction wit	hout the ot	ner precle	ear instruc	tion just sets	so cleared. Only executio the indicated flag which im flags remain unchanged.
Operation	WDT ← 0 PDF and	0H*					M.TW W
Affected flag(s)	WW.10	COm	WT	1	NNN	LOOX.C	
	то	PDF	OV	Z	AC	С	
	0*	0*	1. <u>-</u>		1	<u>A. 10</u>	
CLR WDT2	Preclear \	Vatchdog	Timer				
Description	Together of this ins	with CLR V truction wi	VDT1, clea thout the c	ther pred	clear instru	uction, sets th	so cleared. Only executio ne indicated flag which im flags remain unchanged.
Operation	WDT $\leftarrow 0$ PDF and						
Affected flag(s)		N.100		1.1	s.	- W	
	ТО	PDF	OV	Z	AC	С	
	0*	0*	007.0	L.M.	<u>N – </u>		
CPL [m]	Complem	ent data m	nemory				
Description						complemen	ted (1's complement). Bit sa.
Operation	$[m] \leftarrow [\overline{m}]$						sa. WWW.100Y.CC
Affected flag(s)			NN.10		DW.		
	TO	PDF	0V	Z √	AC	с 	
			NW W	100%	.00.		
	nk at L	11 14	000 0 -	120150			
	勝特力	and the second second			_		
	胜特力电						D
Rev. 1.80	胜特力电	了(深圳山)	86-755-0	2220007	87		December 26, 200

Http://www.100y.com.tw



CPLA [m] Description

Complement data memory and place result in the accumulator

Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation Affected flag(s)

TO PDF	F OV	Z	AC	С
	N ST		Mo	3

DAA [m] Description Decimal-Adjust accumulator for addition

ACC \leftarrow [m]

The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected. If ACC.3-ACC.0 >9 or AC=1 then [m].3-[m].0 \leftarrow (ACC.3-ACC.0)+6, AC1= \overline{AC}

Operation

in the data memory and only the correction (C) may be effected.
in the data memory and only the carry flag (C) may be affected.
If ACC.3~ACC.0 >9 or AC=1
then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC}
else [m].3~[m].0 ← (ACC.3~ACC.0), AC1=0
and
If ACC.7~ACC.4+AC1 >9 or C=1
then [m].7~[m].4 ← ACC.7~ACC.4+6+AC1,C=1
else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C

Affected flag(s)

	то	PDF	OV	Z	AC	С	
	1.1	V.COM	NT .		NN N	VOI	
DEC [m]	Decreme	nt data me	mory				
Description	Data in th	e specified	d data mer	mory is de	cremented	l by 1.	
Operation	[m] ← [m]	-10 ^{2.0}					
Affected flag(s)							
	то	PDF	OV	Z	AC	C	
		N.100		V		W Inter	
DECA [m] Description	Data in th	e specified	l data mem	nory is dec		ccumulator by 1, leaving anged.	
Operation	$ACC \leftarrow [r$	n]—1					
Affected flag(s)		WWW	1001	.001	WT	N	
	то	PDF	ov	Z	AC	С	
	_	TT	<u> 1.100</u>	10	NT.		
		W	MM.In	00Y.C	OM.T	N	

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw



HALT

Description

Enter power down mode

This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PDF) is set and the WDT time-out bit (TO) is cleared.

Operation

Program Counter ← Program Counter+1 $PDF \leftarrow 1$

Affected flag(s)

то	PDF	OV	Z	AC	C
0	1	N HT	. <u>10-</u> ~	CONT	-

Increment data memory

Description

INC [m]

Data in the specified data memory is incremented by 1 $[m] \leftarrow [m]+1$

 $TO \leftarrow 0$

Operation Affected flag(s)

INCA [m]

Description

Increment data memory and place result in the accumulator

Data in the specified data memory is incremented by 1, leaving the result in the accumulator. The contents of the data memory remain unchanged.

Operation

Affected flag(s)

TO	PDF	OV	Z	AC	С
W.100	TO	$\overline{U\overline{F}}$	\checkmark	W.	N.100

JMP addr Description

Directly jump

 $\mathsf{ACC} \leftarrow [\mathsf{m}]$

Program Counter ←addr

ACC ← [m]+1

The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.

Operation Affected flag(s)

TO PDF OV Ζ AC С

MOV A,[m]

Move data memory to the accumulator

The contents of the specified data memory are copied to the accumulator. W.100Y.COM

Description Operation Affected flag(s)

то	PDF	OV	Z	AC	С
_	<u> N</u> N	10	<u> </u>	MITY	

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

December 26, 2005

Rev. 1.80



WWW.100X.C. HT82K68E

	W	NN ···	NOY.C'	TIM	N	NN.		82K68E		
MOV A,x	Move imm	nediate da	ta to the a	accumulato	or					
Description	The 8-bit	data speci	ified by the	e code is l	oaded into	the accumu	lator.			
Operation	$ACC \leftarrow x$									
Affected flag(s)										
	то	PDF	OV	z	AC	С				
	N_T_			10 <u>7.</u>	Nt.T	—				
10V [m],A	Move the	accumula	tor to data	a memory						
escription					bied to the	specified da	ta memory (on	e of the data		
	memories	s).								
peration	[m] ←AC0	C								
ffected flag(s)	L.CONL	N	VIV	11.1	oy.co	MTT.				
	то	PDF	OV	Z	AC	С				
	cont.			1.171	<u>100 - (</u>	04.				
IOP	No operat	ion								
Description			ormed F	kecution o	ontinues w	ith the next	instruction			
Operation	Program									
ffected flag(s)	Tiogram		- Togram	Counterr	10					
	то	PDF	VoV	Z	AC	С				
	W.	10 <u>21-3</u>								
	W.10UI	COM			NW.					
DR A,[m]	Logical O	R accumu	lator with	data mem	ory	.100Y.C				
	Data in th	e accumu	lator and t	the specifi	ed data m		of the data me	mories) per-		
Description	Data in th form a bit	e accumu wise logica	lator and t al_OR ope	the specifi	ed data m		of the data me accumulator.	mories) per-		
DR A,[m] Description Operation	Data in th	e accumu wise logica	lator and t al_OR ope	the specifi	ed data m			mories) per-		
Description	Data in th form a bit ACC \leftarrow A	e accumu wise logica CC "OR"	lator and t al_OR ope [m]	the specifi eration. Th	ed data m le result is	stored in the		mories) per-		
Description	Data in th form a bit	e accumu wise logica	lator and t al_OR ope	the specifi eration. Th	ed data m			mories) per-		
Description	Data in th form a bit ACC \leftarrow A	e accumu wise logica CC "OR"	lator and t al_OR ope [m]	the specifi eration. Th	ed data m le result is	stored in the		mories) per-		
Description Operation Iffected flag(s)	Data in th form a bit ACC \leftarrow A	e accumu wise logica CC "OR" PDF	lator and f al_OR ope [m] OV	the specifi eration. Th Z	ed data more result is AC	stored in the		mories) per-		
Description Operation Affected flag(s)	Data in th form a bitt ACC ← A TO Logical O	e accumu wise logica CC "OR" PDF R immedia	lator and f al_OR ope [m] OV 	the specifi eration. Th Z √ o the accur	AC	C		N EW .TW .LTW .M.TW .M.TW		
Description Operation Affected flag(s)	Data in th form a bitt ACC ← A TO Logical O	e accumu wise logica CC "OR" PDF — R immedia e accumu	lator and t al_OR ope [m] OV 	the specifi eration. Th Z o the accur the specif	AC	C	e accumulator.	N EW .TW .LTW .M.TW .M.TW		
Description Operation Affected flag(s) DR A,x Description	Data in th form a bit ACC \leftarrow A TO Logical O Data in th	e accumu wise logica CC "OR" PDF — R immedia te accumu t is stored	lator and f al_OR ope [m] OV ate data to lator and in the acc	the specifi eration. Th Z o the accur the specif	AC	C	e accumulator.	N EW .TW .LTW .M.TW .M.TW		
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumu wise logica CC "OR" PDF — R immedia te accumu t is stored	lator and f al_OR ope [m] OV ate data to lator and in the acc	the specifi eration. Th Z o the accur the specif	AC	C	e accumulator.	N EW .TW .LTW .M.TW .M.TW		
Description Operation (ffected flag(s) OR A,x Description Operation	Data in th form a bit ACC ← A TO Logical O Data in th The result	e accumu wise logica CC "OR" PDF — R immedia te accumu t is stored	lator and f al_OR ope [m] OV ate data to lator and in the acc	the specifi eration. Th Z o the accur the specif	AC	C	e accumulator.	N EW .TW .LTW .M.TW .M.TW		
escription peration ffected flag(s) R A,x escription peration	Data in th form a bit ACC \leftarrow A TO Logical O Data in th The result ACC \leftarrow A	e accumu wise logica CC "OR" PDF — R immedia te accumu t is stored CC "OR"	lator and f al_OR ope [m] OV ate data to ate data to ate data to ate to and in the acc x	the specifi eration. Th Z √ o the accur the specifi cumulator.	AC AC Mulator ied data p	C C erform a bit	e accumulator.	N EW .TW .LTW .M.TW .M.TW		
Description Operation (ffected flag(s) OR A,x Description Operation (ffected flag(s)	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO	e accumu wise logica CC "OR" PDF — R immedia te accumu t is stored CC "OR" PDF —	lator and f al_OR ope [m] OV ate data to ate data to ate data to ate data to ate data to v	the specifieration. The z	AC AC AC AC	C C erform a bit	e accumulator.	N TW TW MTW M.TW		
Description Operation (ffected flag(s) OR A,x Description Operation (ffected flag(s) ORM A,[m]	Data in the form a bit ACC \leftarrow A TO Logical O Data in the The result ACC \leftarrow A TO TO Logical O	e accumu wise logica CC "OR" PDF — R immedia e accumu t is stored CC "OR" PDF — R data me	lator and f al_OR ope [m] OV ate data to alator and in the acc x OV OV	the specifi eration. The zeration is the specific the sp	AC	c	e accumulator. vise logical_Ol	R operation.		
Description Operation (ffected flag(s) OR A,x Description Operation (ffected flag(s) ORM A,[m]	Data in th form a bit ACC \leftarrow A TO Logical O Data in th The result ACC \leftarrow A TO Logical O Data in th	e accumu wise logica CC "OR" PDF — R immedia te accumu t is stored CC "OR" PDF — R data me ne data me	lator and f al_OR ope [m] OV ate data to ate data to ate data to ate data to ate of the accord x OV emory with emory (or	the specifi eration. The Z o the accur the specificumulator. Z o the accur ne of the	AC A	C C erform a bite C C ories) and t	e accumulator. vise logical_Ol	R operation.		
Description Deperation (ffected flag(s) DR A,x Description Operation (ffected flag(s) DRM A,[m] Description	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	e accumu wise logica CC "OR" PDF — R immedia te accumu ti s stored CC "OR" PDF — R data me ne data me ne data me	lator and f al_OR ope [m] OV ate data to ate data to ate data to ate data to ate data to ate operation.	the specifi eration. The Z o the accur the specificumulator. Z o the accur ne of the	AC A	c	e accumulator. vise logical_Ol he accumulato nemory.	R operation.		00X-100
Description Description Operation OR A,x Description Operation Operation ORM A,[m] Description Description	Data in th form a bit ACC \leftarrow A TO Logical O Data in th The result ACC \leftarrow A TO Logical O Data in th	e accumu wise logica CC "OR" PDF — R immedia te accumu ti s stored CC "OR" PDF — R data me ne data me ne data me	lator and f al_OR ope [m] OV ate data to ate data to ate data to ate data to ate data to ate operation.	the specifi eration. The Z o the accur the specificumulator. Z o the accur ne of the	AC A	C C erform a bite C C ories) and t	e accumulator. vise logical_Ol he accumulato nemory. 勝 特	R operation. or perform a 力材料		
Description	Data in th form a bit $ACC \leftarrow A$ TO Logical O Data in th The result $ACC \leftarrow A$ TO Logical O Data in th bitwise log	e accumu wise logica CC "OR" PDF — R immedia te accumu ti s stored CC "OR" PDF — R data me ne data me ne data me	lator and f al_OR ope [m] OV ate data to ate data to ate data to ate data to ate data to ate operation.	the specifi eration. The Z o the accur the specificumulator. Z o the accur ne of the	AC A	C C erform a bite C C ories) and t	e accumulator. vise logical_Ol he accumulato nemory. 勝特 胜特力	R operation.	86-21-5	41517



WWW.100X.C WW.100X.COM.TW HT82K68E

RET	Return from subroutine						
Description	The program counter is restored from the stack. This is a 2-cycle in	nstruction.					
Operation	Program Counter ← Stack	Program Counter					
Affected flag(s)							
	TO PDF OV Z AC C						
	$-\frac{1}{12} - \frac{1}{12} - \frac{1}{12}$						
RET A,x	Return and place immediate data in the accumulator						
Description	The program counter is restored from the stack and the accumulator fied 8-bit immediate data.	r loaded with the speci					
Operation	Program Counter \leftarrow Stack ACC \leftarrow x						
Affected flag(s)							
	TO PDF OV Z AC C						
RETI	Poturo from interrupt						
Description	Return from interrupt The program counter is restored from the stack, and interrupts are	enabled by setting the					
WWW	EMI bit. EMI is the enable master (global) interrupt bit.						
Operation	Program Counter \leftarrow Stack EMI \leftarrow 1						
Affected flag(s)	THAT IN THE WAY TO Y TO						
	TO PDF OV Z AC C						
	$N^{(0)} = \frac{1}{100} \frac{1}$						
RL [m]	Rotate data memory left						
Description	The contents of the specified data memory are rotated 1 bit left with t	bit 7 rotated into bit 0.					
Operation	[m].(i+1) ← [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ← [m].7						
Affected flag(s)	WWW.100 COM. L						
	TO PDF OV Z AC C						
RLA [m]	Rotate data memory left and place result in the accumulator						
Description	Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.						
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7						
Affected flag(s)	WWW.100X.COM.TW						
	TO PDF OV Z AC C						
	- NN - NO						
	uk th th th 1000-9-5759170						
	勝特力材料 886-3-5753170						
	胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787						

TW.100Y.COM.TW

COM.TW



RLC [m]

Description

Operation

Rotate data memory left through carry

The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.

 $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$

 $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s)

то	PDF	OV	Z	AC	С
TT			100X.	Mo	V

Rotate left through carry and place result in the accumulator

Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the data memory remain unchanged.

Operation

RLCA [m]

Description

ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7

Affected flag(s)

RR [m]	Rotate data memory right
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0
Affected flag(s)	
	TO PDF OV Z AC C
	WWW.1001
RRA [m]	Rotate right and place result in the accumulator
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.
Operation	ACC.(i) ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 ← [m].0 勝 特 力 材 料 886-3-5753170
Affected flag(s)	胜特力电子(上海) 86-21-54151736
	TO PDF OV Z AC C 胜特力电子(深圳) 86-755-83298787
	Http://www.100y.com.tw
RRC [m]	Rotate data memory right through carry
Description	The contents of the specified data memory and the carry flag are together rotated 1 bit right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	WWWW.
	TO PDF OV Z AC C
	\ \



RRC	A	[m]	

Description

Operation

Rotate right through carry and place result in the accumulator

Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.

The contents of the specified data memory and the complement of the carry flag are sub-

ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data	memory (i=0~6)
ACC.7 \leftarrow C	

← [m].0 С

Affected flag(s)

ro PDF C	DV Z	AC C
	AN.Lo	< CO

tracted from the accumulator, leaving the result in the accumulator.

SBC A,[m]

Subtract data memory and carry from the accumulator

Description

Operation

Affected flag(s)

то	PDF	OV	z	AC	С
1.CO	NT-N	\checkmark	V	1	CV

SBCM A,[m]

Description

Operation

Subtract data memory and carry from the accumulator

The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory.

ACC \leftarrow ACC+[m]+C

 $[m] \leftarrow ACC+[\overline{m}]+C$

Affected flag(s)

	N.	то	PDF	OV	Z	AC	C		
	WW	10	N-CO	V		V	100		
SDZ [m]		Skip if deo	crement da	ata memory	/ is 0				
Description		instructior instructior	is skipped execution	d. If the res , is discard	ult is 0, th led and a	ne followir dummy cy	ig instruction	y 1. If the result is 0 n, fetched during th ced to get the prope cycle).	e current
Operation		Skip if ([m]–1)=0, [m] ← ([m]–1	177				
Affected flag(s)	r	VIA	M.r.	N.CO	11.		WW		
		то	PDF	OV	Z	AC	С		
		_	NPT N	00 -	04.1		_		
Description		instructior unchange execution	is skipped d. If the res , is discard	d. The resu sult is 0, the	It is stored following lummy cy	d in the ac g instruction cle is repl	cumulator b on, fetched o laced to get	y 1. If the result is 0 ut the data memory during the current in the proper instructi	remains struction
Operation		Skip if ([m]–1)=0, A0	CC ← ([m]-	-1)				
Affected flag(s)	r			NMN.	Yoo.	COme			
		ТО	PDF	OV	Z	AC	С		
			—	_					
Rev. 1.80		胜特力 胜特力	电子(上洋 电子(深圳	料 886-3 毎) 86-21 川) 86-75 w. 100y.	-54151 5-8329	736 8787		December	26, 2005



SET [m]
Description
Operation
Affected flag(s)

Each bit of the specified data memory is set to 1.

 $[m] \leftarrow FFH$

то	PDF	OV	Z	AC	С
<u> </u>	-21/	T 10	0 <u>1.</u>	T.T.	_

Set bit of data memory

Bit i of the specified data memory is set to 1.

[m].i ← 1

Affected flag(s)

TO PDF	OV	Z	AC	С
Mr.		M.	Lot.CC	
oN.		-15	00	0

SIZ [m]

SET [m]. i

Description

Operation

Skip if increment data memory is 0

Description

The contents of the specified data memory are incremented by 1. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with

Operation Affected flag(s) Skip if ([m]+1)=0, [m] ← ([m]+1)

the next instruction (1 cycle).

-7					
то	PDF	OV	z	AC	С
N 100Y		TN	_		100X.
	<1 () · · · ·				

SIZA [m] Description Increment data memory and place result in ACC, skip if 0

The contents of the specified data memory are incremented by 1. If the result is 0, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation

Affected flag(s)

Skip if ([m]+1)=0, ACC \leftarrow ([m]+1)

то	PDF	OV	Z	AC	С	
	নি	01.0	NT:TV	_	\overline{M}	-
21		21		0		-

SNZ [m].i

Description


Skip if bit i of the data memory is not 0

If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Skip if [m].i≠0

Affected flag(s)

Operation







SUB A,[m]

Description

Subtract data memory from the accumulator

The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation

 $\mathsf{ACC} \gets \mathsf{ACC+}[\mathbf{\overline{m}}]{+}1$

 $[m] \leftarrow ACC+[\overline{m}]+1$

Affected	flag(s)

ТО	PDF	OV	Z	AC	C
-th			V.C	V	V V

SUBM A,[m] Description Subtract data memory from the accumulator

The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.

Operation Affected flag(s)

то	PDF	OV	Z	AC	С
COn.	TH.	1	\checkmark	Nov.	V
					CONT

SUB A,x

Subtract immediate data from the accumulator

The immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation

 $ACC \leftarrow ACC + x + 1$

Affected flag(s)

Allected liag(s)								
	ТО	PDF	ov	Z	AC	С		
	YOUL IN		V		V	102		
SWAP [m]	Swap nibb	oles within	the data n	nemory	WWY	N.100Y		
escription	The low-o ries) are ir			nibbles of	the specif	ied data me	emory (1 of the	data m
Operation	[m].3~[m].	0 ↔ [m].7	~[m].4					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		00 to		1.1.	_			
SWAPA [m] Description Operation	The low-o	rder and h sult to the	igh-order r accumulat	ibbles of	· ·	ed data mei	mory are interch emory remain u	U U
oporation	ACC.7~A							
Affected flag(s)			N.100X					
	то	PDF	OV	Z	AC	С		
	_	<u>A</u> N		N.C	N.T.V			
		W	N. C.	NY.C'	T	N		
勝 特 力 材 料 胜特力电子(上海								



SZ [m] Description

Skip if data memory is 0

If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if [m]=0

Operation Affected flag(s)

то	PDF	OV	Z	AC	С
			<u>007</u>	LON'	

SZA [m] Description Move data memory to ACC, skip if 0

Skip if [m]=0

Skip if [m].i=0

The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Affected flag(s)

то	PDF	OV	z	AC	С
V.CON	WT .		WWW		1.0^{10}

SZ [m].i

Skip if bit i of the data memory is 0

Description

If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Affected flag(s)

то	PDF	OV	Z	AC	С
NH-10		N <u>-</u>	- I		N.70

TABRDC [m] Move the ROM code (current page) to TBLH and data memory The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved

Description

Operation

[m] ← ROM code (low byte) TBLH ← ROM code (high byte)

Affected flag(s)

то	PDF	OV	o z	AC	С
_~	TTV.	007.	·0 ⁴ 0	_	

TABRDL [m] Move the ROM code (last page) to TBLH and data memory The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to Description the data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH ← ROM code (high byte) Affected flag(s)

to the specified data memory and the high byte transferred to TBLH directly.

ТΟ PDF OV Ζ AC С

力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



XOR A,[m]

Description

Logical XOR accumulator with data memory

Data in the accumulator and the indicated data memory perform a bitwise logical Exclusive_OR operation and the result is stored in the accumulator.

Operation

ACC ← ACC "XOR" [m]

Affected flag(s)

ТО	PDF	ov	z	AC	С
est.		WN.L	V.C	<u>OMF.</u>	- 12

XORM A,[m] Description Logical XOR data memory with the accumulator

Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The 0 flag is affected. [m] ← ACC "XOR" [m]

Operation Affected flag(s)

то	PDF	OV	Z	AC	С
<u>Om</u>	TV-	- 1	V	. North	

XOR A,x Description Logical XOR immediate data to the accumulator

Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The 0 flag is affected.

Operation

 $\mathsf{ACC} \gets \mathsf{ACC} \ "\mathsf{XOR}" \ \mathsf{x}$

Affected flag(s)


то	PDF	OV	Z	AC	С
Y0 0 1		TN			100


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Package Information

20-pin SOP (300mil) Outline Dimensions







WWW.II

Court at 100	WIN	M.T. W. 100X		
Symbol	Min.	Nom.	Max.	
A	394	WW.Low C	419	
В	290	NUN L 100 I.	300	
С	14	N N 1001.	20	
C'	490	WWW 100Y	510	
D	92	WHY W. L	104	
E	Ton CONT	50	CONT AND ALMA	
F	4 100 ··· 4	<u> </u>	CONC <u>E.</u>	
G	32	<u>A</u> n II	38	
H NN	4	ALMAN .	12	
α	0° COM-	WWW-WW	10°	

WWW.100Y.COM.TW

WWW.100Y.COM.

OM.TW

W.100Y.COM.T

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.10





WWW.100X. HT82K68E WWW.100Y.COM


VN.100

WWW.10

28-pin SOP (300mil) Outline Dimensions WWW.100Y.CON







Combal of C	W WT	Dimensions in mil				
Symbol	Min.	Nom.	Max.			
A 1001	394	NW.100 CO	419			
В	290	W The start of the	300			
C	14	WW TIONY.CC	20			
C'	697	NWW	713			
D	92	WWW.IO	104			
E	1001. CONT. 1.1.	50	COM. I			
F	1001. 4 J.T.W	W 1 100	<u> </u>			
G	32	W21 100	38			
Н	4011	WWW.L	12			
α	0° 01	WW.W	10°			

WWW.100Y.COM.TW

OM.TW


WWW.100Y.COM.TW N100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.C WWW.100Y.COM.TW

W.100

WWW.10



N.100Y.COM.7 48-pin SSOP (300mil) Outline Dimensions WWW.I




OM.TW

N. Long C	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
Α	395	CO NW.100 CO	420		
В	291	M. <u>1</u> 00	299		
C	8	WW _100Y.C	12 12		
C'	613	WW - 100Y.	637		
D	85	VWWW.	99		
E	On r. CONCIL	25	COM.		
F	1001. 4 M.T.	W	10		
G	25	W <u>N</u> 10	35		
H W	4	A WWW	12		
α	0° 0	N TIME	8°		

勝 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.



SOP 20W

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 _0.2
T2	Reel Thickness	30.2±0.2

SOP 28W (300mil)

ymbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



N.WW.II

WWW.100Y.CO

WWW.100X. HT82K68E

N.100

WWW.100Y.COM.TW

SSOP 48W


mbol	Description	Dimensions in mm
v.CO	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1 00	Space Between Flange	32.2+0.3 0.2
Т2	Reel Thickness	38.2±0.2

W.100Y.COM.TW

MT.MOT

WWW.100XCOM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

Rev. 1.80




SOP 20W

ymbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 _0.1
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
B0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

SOP 28W (300mil)

C	Cover rape width	21.3
P 28W (300	mil)	WWW.100X.COM.TW
Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3





SSOP	48W
------	-----

mbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
P	Cavity Pitch	16.0±0.1
E 📢	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
40	Cavity Length	12.0±0.1
B0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
(2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5

WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.CON

WWW.IU



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

WW.100Y.COM.T 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 100Y.COM Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office)

709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

TN.100Y.COM