

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

8XC251SA/SB/SP/SQ HIGH-PERFORMANCE CHMOS MICROCONTROLLER

Commercial/Express

- Real-time and Programmed Wait State Bus Operation
- Binary-code Compatible with MCS[®] 51
- Pin Compatible with 44-pin PLCC and 40pin PDIP MCS 51 Sockets
- Register-based MCS® 251 Architecture
 - 40-byte Register File
 - Registers Accessible as Bytes, Words, or Double Words
- Enriched MCS 51 Instruction Set
 - 16-bit and 32-bit Arithmetic and Logic Instructions
 - Compare and Conditional Jump
 Instructions
 - Expanded Set of Move Instructions
- Linear Addressing
- 256-Kbyte Expanded External Code/Data Memory Space
- ROM/OTPROM/EPROM Options: 16 Kbytes (SB/SQ), 8 Kbytes (SA/SP), or without ROM/OTPROM/EPROM
- 16-bit Internal Code Fetch
- 64-Kbyte Extended Stack Space
- On-chip Data RAM Options: 1-Kbyte (SA/SB) or 512-Byte (SP/SQ)
- 8-bit, 2-clock External Code Fetch in Page Mode
- Fast MCS 251 Instruction Pipeline

- User-selectable Configurations:
 - External Wait States (0-3 wait states)
 - Address Range & Memory Mapping
 - Page Mode
- 32 Programmable I/O Lines
- Seven Maskable Interrupt Sources with Four Programmable Priority Levels
- Three Flexible 16-bit Timer/counters
- Hardware Watchdog Timer
- Programmable Counter Array
 - High-speed Output
 - Compare/Capture Operation
 - Pulse Width Modulator
 - Watchdog Timer
- Programmable Serial I/O Port
 - Framing Error Detection
 - Automatic Address Recognition
- High-performance CHMOS Technology
- Static Standby to 16-MHz Operation
- Complete System Development Support
 - Compatible with Existing Tools
 - New MCS 251 Tools Available: Compiler, Assembler, Debugger, ICE

Order Number: 272783-003

■ Package Options (PDIP, PLCC, and Ceramic DIP)

A member of the Intel family of 8-bit MCS 251 microcontrollers, the 8XC251SA/SB/SP/SQ is binary-code compatible with MCS 51 microcontrollers and pin compatible with 40-pin PDIP and 44-pin PLCC MCS 51 microcontrollers. MCS 251 microcontrollers feature an enriched instruction set, linear addressing, and efficient C-language support. The 8XC251SA/SB/SP/SQ has 512 bytes or 1 Kbyte of on-chip RAM and is available with 8 Kbytes or 16 Kbytes of on-chip ROM/OTPROM/EPROM, or without ROM/OTPROM/EPROM. A variety of features can be selected by new user-programmable configurations.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel retains the right to make changes to specifications and product descriptions at any time, without notice.

*Third-party brands and names are the property of their respective owners.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect IL 60056-764 or call 1-800-548-4725






Figure 1. 8XC251SA/SB/SP/SQ Block Diagram



1.0 NOMENCLATURE




Figure 2. The 8XC251SA/SB/SP/SQ Family Nomenclature

Table 1. Description of Product Nomenclature

Parameter	Options	Description
Temperature and Burn-in Options	no mark	Commercial operating temperature range (0°C to 70°C) with Intel standard burn-in.
	4	Express operating temperature range (-40°C to 85°C) with Intel standard burn-in.
Packaging Options	N	44-pin Plastic Leaded Chip Carrier (PLCC)
	P	40-pin Plastic Dual In-line Package (PDIP)
	С	40-pin Ceramic Dual In-line Package (Ceramic DIP)
Program Memory Options	0	Without ROM/OTPROM/EPROM
	3	ROM
	7	User programmable OTPROM/EPROM
Process Information	C	CHMOS
Product Family	251	8-bit control architecture
Device Memory Options	SA	1-Kbyte RAM/8-Kbyte ROM/OTPROM/EPROM
	SB	1-Kbyte RAM/16-Kbyte ROM/OTPROM/EPROM or without ROM/OTPROM/EPROM
	SP	512-byte RAM/8-Kbyte ROM/OTPROM/EPROM
	SQ	512-byte RAM/16-Kbyte ROM/OTPROM/EPROM or without ROM/OTPROM/EPROM
Device Speed	16	External clock frequency



Table 2 lists the proliferation options. See Figure 2 for the 8XC251SA/SB/SP/SQ family nomenclature.

Table 2. Proliferation Options

80C251SB16	CPU-only	勝 特 力 材 料 886-3-5753170
80C251SQ16	CPU-only	
83C251SA16	ROM	. 胜特力电子(上海) 86-21-54151736
83C251SB16	ROM	胜特力电子(深圳) 86-755-83298787
83C251SP16	ROM	Http://www.100y.com.tw
83C251SQ16	ROM	
87C251SA16	OTPROM/EP	ROM
87C251SB16	OTPROM/EP	ROM
87C251SP16	OTPROM/EP	ROM
87C251SQ16	OTPROM/EP	ROM
P/SQ packages.	N.T.W	W.1007.COM.TW
73Q packages.		

1.100Y.COM.TW Table 3 lists the 8XC251SA/SB/SP/SQ packages. VW.100Y.COM.T

Table 3. Package Information

Pkg.	Definition	Temperature
N	44 ld. PLCC	0°C to +70°C
P	40 ld. Plastic DIP	0°C to +70°C
С	40 ld. Ceramic DIP	0°C to +70°C
TN	44 ld. PLCC	-40°C to +85°C
TP 🚺	40 ld. Plastic DIP	-40°C to +85°C

WWW.100Y.COM.TW **PRELIMINARY**



2.0 PINOUT




Figure 3. 8XC251SA/SB/SP/SQ 44-pin PLCC Package






Figure 4. 8XC251SA/SB/SP/SQ 40-pin PDIP and Ceramic DIP Packages

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PRELIMINARY

7





Table 4. 8XC251SA/SB/SP/SQ Pin Assignment

PLCC	DIP	Name
1	WW.	V _{ss1}
2	1	P1.0/T2
3	2	P1.1/T2EX
4	3	P1.2/ECI
5	4	P1.3/CEX0
6	5	P1.4/CEX1
7	6	P1.5/CEX2
8	7	P1.6/CEX3/WAIT#
9	8	P1.7/CEX4/A17/WCLF
10	9	RST
11	1 0	P3.0/RXD
12	XXI	V _{cc2}
13	11	P3.1/TXD
14	12	P3.2/INT0#
15	13	P3.3/INT1#
16	14	P3.4/T0
17	15	P3.5/T1
18	16	P3.6/WR#
19	17	P3.7/RD#/A16
20	18	XTAL2
21	19	XTAL1
22	20	V _{SS}

WWW.100Y.COM.TW

PLCC	DIP	Name	
23	1 100 X	V _{SS2}	
24	21	A8/P2.0	
25	22	A9/P2.1	
26	23	A10/P2.2	
27	24	A11/P2.3	7
28	25	A12/P2.4	
29	26	A13/P2.5	N
30	27	A14/P2.6	CIA
31	28	A15/P2.7	X1
32	29	PSEN#	T
33	30	ALE/PROG#	TW
34	10	V _{SS2}	TW
35	31	EA#/V _{PP}	NI.
36	32	AD7/P0.7	$O_{I_{1,I_{1,I_{1}}}}$
37	33	AD6/P0.6	WI.Mo-
38	34	AD5/P0.5	CC TY
39	35	AD4/P0.4	COM
40	36	AD3/P0.3	COM.
41	37	AD2/P0.2	COM
42	38	AD1/P0.1	07.0
43	39	AD0/P0.0	W.COn
44	40	V _{cc}	<1 CO

勝 特 力 材 料 886-3-5753170 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.C

WWW.100Y.COM.TW



Table 5. 8XC251SA/SB/SP/SQ PLCC/DIP Pin Assignments Arranged by Functional Category

Address & Data		
Name	PLCC	DI
AD0/P0.0	43	39
AD1/P0.1	42	38
AD2/P0.2	41	3
AD3/P0.3	40	36
AD4/P0.4	39	3
AD5/P0.5	38	34
AD6/P0.6	37	33
AD7/P0.7	36	32
A8/P2.0	24	21
A9/P2.1	25	22
A10/P2.2	26	23
A11/P2.3	27	24
A12/P2.4	28	25
A13/P2.5	29	26
A14/P2.6	30	27
A15/P2.7	31	28
P3.7/RD#/A16	19	17
P1.7/CEX4/A17/WCLK	9	8

Name	PLCC	DIP
P1.0/T2	2	1
P1.1/T2EX	3	2
P1.2/ECI	4	3
P1.3/CEX0	5	4
P1.4/CEX1	6	5
P1.5/CEX2	7	6
P1.6/CEX3/WAIT#	8	7
P1.7/CEX4/A17/WCLK	9	8
P3.0/RXD	111	10
P3.1/TXD	13	11
P3.4/T0	16	14
P3.5/T1	17	15

Power & Ground			
Name	PLCC	DIP	
V _{cc}	44	40	
V _{CC2}	12	V.To.	
V _{SS}	22	20	
V _{ss1}	1	XXI.	
V _{SS2}	23, 34	N	
EA#/V _{PP}	35	31	

Process	sor Control	NW
Name	PLCC	DIF
P3.2/INT0#	14	12
P3.3/INT1#	15	13
EA#/V _{PP}	35	31
RST	10	9
XTAL1	21	18
XTAL2	20	19

Bus Control & Status					
Name	PLCC	DIP			
P3.6/WR#	18	16			
P3.7/RD#/A16	19	17			
ALE/PROG#	33	30			
PSEN#	32	29			

WW.100Y.COP

9

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



3.0 SIGNALS

Table 6. Signal Descriptions

Signal Name	Туре	Description Description	Alternate Function
A17	0	18th Address Bit (A17). Output to memory as 18th external address bit (A17) in extended bus applications, depending on the values of bits RD0 and RD1 in configuration byte UCONFIG0 (see Chapter 4, "Device Configuration," of the 8XC251SA/SB/SP/SQ Embedded Microcontroller User's Manual). See also RD# and PSEN#.	P1.7/CEX4/ WCLK
A16	0	Address Line 16. See RD#.	RD#
A15:8 [†]	0	Address Lines. Upper address lines for the external bus.	P2.7:0
AD7:0 [†]	I/O	Address/Data Lines. Multiplexed lower address lines and data lines for external memory.	P0.7:0
ALE	0	Address Latch Enable. ALE signals the start of an external bus cycle and indicates that valid address information is available on lines A15:8 and AD7:0. An external latch can use ALE to demultiplex the address from the address/data bus.	PROG#
CEX4:0	I/O	Programmable Counter Array (PCA) Input/Output Pins. These are input signals for the PCA capture mode and output signals for the PCA compare mode and PCA PWM mode.	P1.6:3 P1.7/A17/ WAIT#
EA#	MT.Y M.T.Y	External Access. Directs program memory accesses to on-chip or off- chip code memory. For EA# = 0, all program memory accesses are off- chip. For EA# = 1, an access is to on-chip ROM/OTPROM/EPROM if the address is within the range of the on-chip ROM/OTPROM/EPROM; otherwise the access is off-chip. The value of EA# is latched at reset. For devices without on-chip ROM/OTPROM/EPROM, EA# must be strapped to ground.	V _{PP}
ECI	OM.	PCA External Clock Input. External clock input to the 16-bit PCA timer.	P1.2
INT1:0#	CON L.CO	External Interrupts 0 and 1. These inputs set bits IE1:0 in the TCON register. If bits IT1:0 in the TCON register are set, bits IE1:0 are set by a falling edge on INT1#/INT0#. If bits INT1:0 are clear, bits IE1:0 are set by a low level on INT1:0#.	P3.3:2
PROG#	N.C	Programming Pulse . The programming pulse is applied to this pin for programming the on-chip OTPROM.	ALE
P0.7:0	1/0	Port 0. This is an 8-bit, open-drain, bidirectional I/O port.	AD7:0
P1.0 P1.1 P1.2 P1.7:3	I/O	Port 1. This is an 8-bit, bidirectional I/O port with internal pullups.	T2 T2EX ECI CEX3:0 CEX4/A17/ WAIT#/ WCLK
P2.7:0	I/O	Port 2. This is an 8-bit, bidirectional I/O port with internal pullups.	A15:8

[†] The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration (compatible with 44-pin PLCC and 40-pin DIP MCS 51 microcontrollers). If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Table 6. Signal Descriptions (Continued)

Signal Name	Туре	Description COV	Alternate Function
P3.0 P3.1 P3.3:2 P3.5:4 P3.6 P3.7	I/O	Port 3. This is an 8-bit, bidirectional I/O port with internal pullups.	RXD TXD INT1:0# T1:0 WR# RD#/A16
PSEN#	0	Program Store Enable. Read signal output. This output is asserted for a memory address range that depends on bits RD0 and RD1 in configuration byte UCONFIG0 (see RD# and Chapter 4, "Device Configuration," in the 8XC251SA/SB/SP/SQ Embedded Microcontroller User's Manual).	TW M.TW
RD#	0	Read or 17th Address Bit (A16). Read signal output to external data memory or 17th external address bit (A16), depending on the values of bits RD0 and RD1 in configuration byte UCONFIG0. (See PSEN# and Chapter 4, "Device Configuration," in the 8XC251SA/SB/SP/SQ Embedded Microcontroller User's Manual).	P3.7/A16
RST OMATIV COMAT	I N	Reset . Reset input to the chip. Holding this pin high for 64 oscillator periods while the oscillator is running resets the device. The port pins are driven to their reset conditions when a voltage greater than V_{IH1} is applied, whether or not the oscillator is running. This pin has an internal pulldown resistor, which allows the device to be reset by connecting a capacitor between this pin and V_{CC} . Asserting RST when the chip is in idle mode or powerdown mode returns the chip to normal operation.	CON.T
RXD	I/O	Receive Serial Data. RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2, and 3.	P3.0
T1:0	1.17	Timer 1:0 External Clock Inputs. When timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count.	P3.5:4
T2	I/O	Timer 2 Clock Input/Output. For the timer 2 capture mode, this signal is the external clock input. For the clock-out mode, it is the timer 2 clock output.	P1.0
T2EX	COM	Timer 2 External Input. In timer 2 capture mode, a falling edge initiates a capture of the timer 2 registers. In auto-reload mode, a falling edge causes the timer 2 registers to be reloaded. In the up-down counter mode, this signal determines the count direction: 1 = up, 0 = down.	P1.1
TXD	100	Transmit Serial Data . TXD outputs the shift clock in serial I/O mode 0 and transmits serial data in serial I/O modes 1, 2, and 3.	P3.1
V _{cc}	PWR	Supply Voltage. Connect this pin to the +5V supply voltage.	41111
V _{CC2}	PWR	Secondary Supply Voltage 2. This supply voltage connection is provided to reduce power supply noise. Connection of this pin to the +5V supply voltage is recommended. However, when using the 8XC251SB as a pin-for-pin replacement for the 8XC51FX, V _{SS2} can be unconnected without loss of compatibility. (Not available on DIP)	_

[†] The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration (compatible with 44-pin PLCC and 40-pin DIP MCS 51 microcontrollers). If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787





Table 6. Signal Descriptions (Continued)

V _{SS1}	GND GND	Programming Supply Voltage. The programming supply voltage is applied to this pin for programming the on-chip OTPROM/EPROM. Circuit Ground. Connect this pin to ground. Secondary Ground. This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the 8XC251SA/SB/SP/SQ as	EA#
V _{ss1}		Secondary Ground. This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the 8XC251SA/SB/SP/SQ as	EW EW
V _{SS2}	GND	and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the 8XC251SA/SB/SP/SQ as	WT
M.TW		a pin-for-pin replacement for the 8XC51BH, V _{SS1} can be unconnected without loss of compatibility. (Not available on DIP)	OM.TW
WAIT#	GND	Secondary Ground 2. This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the 8XC251SB as a pin-for-pin replacement for the 8XC51FX, V _{SS2} can be unconnected without loss of compatibility. (Not available on DIP)	COM.TV
COMIL	_	Real-time Wait State Input. The real-time WAIT# input is enabled by writing a logical '1' to the WCON.0 (RTWE) bit at S:A7H. During bus cycles, the external memory system can signal 'system ready' to the microcontroller in real time by controlling the WAIT# input signal on the port 1.6 input.	P1.6/CEX3
WCLK	0	Wait Clock Output. The real-time WCLK output is driven at port 1.7 (WCLK) by writing a logical '1' to the WCON.1 (RTWCE) bit at S:A7H. When enabled, the WCLK output produces a square wave signal with a period of one-half the oscillator frequency.	P1.7/CEX4/ A17
WR#	0	Write. Write signal output to external memory.	P3.6
XTAL1	OM: Wr.	Input to the On-chip, Inverting, Oscillator Amplifier. To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, its output is connected to this pin. XTAL1 is the clock source for internal timing.	W.100Y
XTAL2	0	Output of the On-chip, Inverting, Oscillator Amplifier. To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, leave XTAL2 unconnected.	VI A.

[†] The descriptions of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the nonpage-mode chip configuration (compatible with 44-pin PLCC and 40-pin DIP MCS 51 microcontrollers). If the chip is configured for page-mode operation, port 0 carries the lower address bits (A7:0), and port 2 carries the upper address bits (A15:8) and the data (D7:0).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



.00Y.COM.TW M100X.COM.TW 8XC251SA/SB/SP/SQ HIGH-PERFORMANCE CHMOS MICROCONTROLLER

Table 7. Memory Signal Selections (RD1:0)

RD1:0	P1.7/CEX/ A17/WCLK	P3.7/RD#/A16	PSEN#	WR#	Features
0 0	A17	A16	Asserted for all addresses	Asserted for writes to all memory locations	256-Kbyte external memory
0 1	P1.7/CEX4/ WCLK	A16	Asserted for all addresses	Asserted for writes to all memory locations	128-Kbyte external memory
1 0	P1.7/CEX4/ WCLK	P3.7 only	Asserted for all addresses	Asserted for writes to all memory locations	64-Kbyte external memory. One additional port pin.
11	P1.7/CEX4/ WCLK	RD# asserted for addresses ≤ 7F:FFFFH	Asserted for ≥ 80:0000H	Asserted only for writes to MCS 51 microcontroller data memory locations.	64-Kbyte external memory. Compatibl with MCS 51 micro- controllers.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.1

WWW.100Y.COM.TW

WWW.100Y.COM.TW **PRELIMINARY** 13



4.0 ADDRESS MAP

Table 8. 8XC251SA/SB/SP/SQ Address Map

Internal Address)	Description			
FF:FFFFH FF:4000H	External Memory except the top eight bytes (FF:FFF8H–FF:FFFFH) which are reserved for the configuration array.			
FF:3FFFH FF:0000H	External memory or on-chip nonvolatile memory (8K 16Kbytes FF:0000H - FF:3FFFH).	bytes FF:0000H - FF:1FFFH,	3, 4, 5	
FE:FFFFH FE:0000H	External Memory	料 886-3-5753170	3	
FD:FFFFH 02:0000H	Reserved 胜特力电子(上 胜特力电子(深	海)86-21-54151736 圳) 86-755-83298787		
01:FFFFH 01:0000H	External Memory Http://ww	vw. 100y. com. tw	3	
00:FFFFH 00:E000H	External memory or with configuration bit EMAP# = access on-chip code memory in region FF: (16 Kbyt	0, addresses in this range e devices only).	5, 7	
00:DFFFH 00:0420H	External Memory	WW.1007		
00:041FH 00:0080H	On-chip RAM (512 bytes 00:0020H - 00:021FH, 102 00:041FH)	24 bytes 00:0020H - 7	100	
00:007FH 00:0020H	On-chip RAM	8 (1.17)	B C	
00:001FH 00:0000H	Storage for R0–R7 of Register File	2	2, 9	

NOTES:

- 1. 18 address lines are bonded out (A15:0, A16:0, or A17:0 selected during chip configuration).
- The special function registers (SFRs) and the register file have separate internal address spaces.
- 3. Data in this area is accessible by indirect addressing only.
- Devices reset into internal or external starting locations depending on the state of EA# and configuration byte information See EA#. See also UCONFIG1:0 bit definitions in the 8XC251SA/SB/SP/SQ Embedded Microcontroller User's Manual.
- The 16-Kbyte ROM/OTPROM/EPROM devices allow internal locations FF:2000H–FF:3FFFH to map into region 00:. In this case, if EA# = 1, a data read to 00:E000H–00:FFFFH is redirected to internal ROM/OTPROM/EPROM (see bit 1 in UCONFIG0). This is not available for 8-Kbyte ROM/OTPROM/EPROM devices.
- 6. This reserved area returns indeterminate values.
- 7. Data is accessible by direct and indirect addressing.
- 8. Data is accessible by direct, indirect, and bit addressing.
- 9. Data is accessible by direct, indirect, and register addressing.
- Eight addresses at the top of all external memory maps are reserved for current and future device configuration byte information.



5.0 ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Voltage on EA#/V _{PP} Pin to V _{SS}	0 V to +13.0 V
Voltage on Any other Pin to V _{SS}	
I _{OL} per I/O Pin	15 mA
Power Dissipation	1.5 W

OPERATING CONDITIONS

T _A (Ambient Temperature Under Bias)):
Commercial	0°C to +70°C
Express	40°C to +85°C
V _{CC} (Digital Supply Voltage)	4.5 V to 5.5 V
V _{SS}	0 V

NOTICE: This document contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

† WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTE

Maximum power dissipation is based on package heat-transfer limitations, not device power consumption.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



5.1 D.C. Characteristics

Parameter values apply to all devices unless otherwise indicated

Table 9. DC Characteristics at $V_{CC} = 4.5 - 5.5 \text{ V}$

Symbol	Parameter	Min	Typical	Max	Units	Test Conditions
V _{IL}	Input Low Voltage (except EA#)	-0.5	ON .	0.2V _{CC} - 0.1	M A	OW.I.A.
V _{IL1}	Input Low Voltage (EA#)	COM	rW.	0.2V _{CC} - 0.3	V	COMIT
V _{IH}	Input High Voltage (except XTAL1, RST)	0.2V _{CC} + 0.9	WI	V _{CC} + 0.5	V 100	.COM.TW
V _{IH1}	Input High Voltage (XTAL1, RST)	0.7V _{cc}	WIL	V _{CC} + 0.5	You	Y.COM.TV
V _{oL}	Output Low Voltage (Port 1, 2, 3)	M.100X.C	M.TV OM.TV	0.3 0.45 1.0	MAN.	$I_{OL} = 100 \mu A$ $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 3.5 \text{ mA}$ (Note 1, Note 2)
V _{OL1}	Output Low Voltage (Port 0, ALE, PSEN#)	MM.1007	COM.	0.3 0.45 1.0	WW	$I_{OL} = 200 \mu A$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7.0 \text{ mA}$ (Note 1, Note 2)
V _{OH}	Output High Voltage (Port 1, 2, 3, ALE, PSEN#)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$	07.CO	M.TW	V	$I_{OH} = -10 \mu A$ $I_{OH} = -30 \mu A$ $I_{OH} = -60 \mu A$ (Note 3)

NOTES:

Under steady-state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum I_{OL} per 8-bit port: port 0 26 mA

port 0 26 mA ports 1–3 15 mA

Maximum Total I_{OL} for

all output pins 71 mA

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 2. Capacitive loading on ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and ports 1, 2, and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins change from high to low. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8 V. It may be desirable to qualify ALE or other signals with a Schmitt trigger or CMOS-level input logic.
- Capacitive loading on ports 0 and 2 causes the V_{OH} on ALE and PSEN# to drop below the specification when the address lines are stabilizing.
- 4. Typical values are obtained using $V_{CC} = 5.0$, $T_A = 25$ °C and are not guaranteed.



Symbol	Parameter	Min	Typical	Max	Units	Test Conditions
V _{OH1}	Output High Voltage (Port 0 in External Address)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$	M	AN.100X	COM	$I_{OH} = -200 \mu A$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7.0 \text{ mA}$
V _{OH2}	Output High Voltage (Port 2 in External Address during Page Mode)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$		AMM.100	V X.CO	$I_{OH} = -200 \mu A$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7.0 \text{ mA}$
I _{IL}	Logical 0 Input Current (Port 1, 2, 3)	COMT	N	-50	μA	VIN = 0.45 V
I _{LI}	Input Leakage Cur- rent (Port 0)	Y.COM.	W	+/-10	μА	0.45 < VIN < V _{CC}
l _{TL}	Logical 1-to-0 Transition Current (Port 1, 2, 3)	OA'COM	TW	-650	μА	VIN = 2.0 V
R _{RST}	RST Pulldown Resistor	40 CO	M. T.W	225	kΩ	N.COM.
C _{IO}	Pin Capacitance	1,100Y.C	10 (Note 4)	V	pF	$F_{OSC} = 16 \text{ MHz}$ $T_A = 25 \text{ °C}$
I _{PD}	Powerdown Current	W.100X.	10 (Note 4)	20	μA	TOOX.COM
I _{DL} COM	Idle Mode Current	MM.100	12 (Note 4)	15	mA	F _{osc} = 16 MHz
I _{cc}	Operating Current	M. 100	45 (Note 4)	80	mA	F _{osc} = 16 MHz

Table 9. DC Characteristics at V_{CC} = 4.5 − 5.5 V (Continued)

NOTES:

1. Under steady-state (non-transient) conditions, I_{OI} must be externally limited as follows:

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 2. Capacitive loading on ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and ports 1, 2, and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins change from high to low. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8 V. It may be desirable to qualify ALE or other signals with a Schmitt trigger or CMOS-level input logic.
- Capacitive loading on ports 0 and 2 causes the V_{OH} on ALE and PSEN# to drop below the specification when the address lines are stabilizing.
- Typical values are obtained using V_{CC} = 5.0, T_A = 25°C and are not guaranteed.






Figure 5. I_{PD} Test Condition, Powerdown Mode, $V_{CC} = 2.0 - 5.5V$




Figure 6. I_{cc} vs. Frequency (Mhz)

5.2 Definition of AC Symbols

Table 10. AC Timing Symbol Definitions

	/ T = 16 R					
Signals						
Α	Address					
D	Data In					
<u>L</u> 00	ALE					
Q	Data Out					
R	RD#/PSEN#					
W	WR#					

E 2	A . C	Characteristics
20.5	Δ (.	C.naracteristics

Test Conditions: Capacitive load on all pins = 50 pF.

Table 11 lists AC timing parameters for the 8XC251SA/SB/SP/SQ with no wait states. External wait states can be added by extending PSEN#/RD#/WR# and/or by extending ALE. In the table, Notes 3 and 5 mark parameters affected by an

1	Conditions
Н	High
L	Low
٧	Valid
Χ	No Longer Valid
Z	Floating

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

ALE wait state, and Notes 4 and 5 mark parameters affected by a PSEN#/RD#/WR# wait state.

Figures 8-10 show the bus cycles with the timing parameters.

Table 11. AC Characteristics

Symbol	Parameter	@ Max	@ Max F _{osc} (1) F _{osc} Varia		F _{osc} Variable			F _{osc} Variable	Units
Symbol	Parameter	Min	Max	Min	Max				
Fosc	XTAL1 Frequency	N/A	N/A	0	16	MHz			
T _{osc}	1/F _{OSC} @ 12 MHz @ 16 MHz	N/A	N/A	83.3 62.5	MM.10	ns			
T _{LHLL}	ALE Pulse Width @ 12 MHz @ 16 MHz	73.3 52.5	OM.T	(1+2M) T _{OSC} – 10	MMM	ns (3)			
T _{AVLL}	Address Valid to ALE Low @ 12 MHz @ 16 MHz	58.3 37.5	CO_M	(1+2M) T _{OSC} – 25	WW	ns (3)			
T _{LLAX}	Address Hold after ALE Low @ 12 MHz @ 16 MHz	15 15	T.CO	15		ns			

NOTES:

- 1 16 MHz
- Specifications for PSEN# are identical to those for RD#.
- 3. In the formula, M=Number of wait states (0 or 1) for ALE.
- 4. In the formula, N=Number of wait states (0,1,2, or 3) for RD#/PSEN#/WR#.

5. "Typical" specifications are untested and not guaranteed.



Table 11. AC Characteristics (Continued)

Cumbal	N 100 Paramon III	@ Max	Fosc (1)	F _{osc} Va	ariable	I Imita
Symbol	Parameter	Min	Max	Min	Max	Units
T _{RLRH} (2)	RD# or PSEN# Pulse Width @ 12 MHz @ 16 MHz	146.6 105	MM.	2(1+N) T _{OSC} – 20	M.T.W.	ns (4)
T _{WLWH}	WR# Pulse Width @ 12 MHz @ 16 MHz	146.6 105	NW	2(1+N) T _{OSC} – 20	COM.TV	ns (4)
T _{LLRL} (2)	ALE Low to RD# or PSEN# Low @ 12 MHz @ 16 MHz	58.3 37.5	WV	T _{OSC} – 25	COM	ns
T _{LHAX}	ALE High to Address Hold @ 12 MHz @ 16 MHz	83.3 62.5		(1+2M)T _{OSC}	OX.COM	ns (3)
T _{RLDV} (2)	RD#/PSEN# Low to valid Data/Instruction In @ 12 MHz @ 16 MHz	TW	106.6 65	MMM;	2(1+N) Tosc – 60	ns (4)
T _{RHDX} (2)	Data/Instruction Hold Time. Occurs after RD#/PSEN# are exerted to V _{OH}	0	-1	0	V.100Y.C	ns
T _{RLAZ} (2)	RD#/PSEN# Low to Address Float	Typ.=0 (5)	2	Typ. = 0 (5)	2	ns
T _{RHDZ1}	Instruction Float after RD#/PSEN# High commercial @ 12 MHz and 16 MHz express @ 12 MHz and 16 MHz	Typ.=2 5 Typ.=2 5 (5)	18 10	Typ.=25 Typ.=25 (5)	18 10	ns
T _{RHDZ2}	Data Float after RD#/PSEN# High @ 12 MHz @ 16 MHz	ON.CC	156.6 115	N «XI	2Tosc - 10	ns
T _{RHLH1}	RD#/PSEN# High to ALE High (Instruction) @ 12 MHz @ 16 MHz	10 10	COM	10	WWY	ns
T _{RHLH2}	RD#/PSEN# High to ALE High (Data) @ 12 MHz @ 16 MHz	156.6 115	Y.CO	2T _{osc} - 10	W	ns
T _{WHLH}	WR# High to ALE High @ 12 MHz @ 16 MHz	171.6 130	⁰⁰ X.C	2T _{osc} + 5	1	ns

NOTES:

- 1. 16 MHz.
- 2. Specifications for PSEN# are identical to those for RD#.
- 3. In the formula, M=Number of wait states (0 or 1) for ALE.
- 4. In the formula, N=Number of wait states (0,1,2, or 3) for RD#/PSEN#/WR#.
- 5. "Typical" specifications are untested and not guaranteed.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Table 11. AC Characteristics (Continued)

Symbol	Parameter	@ Max F _{osc} (1)		F _{osc} Variable		Units
		Min	Max	Min	Max	Units
T _{AVDV1}	Address (P0) Valid to Valid Data/Instruction In @ 12 MHz @ 16 MHz	WW	243.2 160	oy.coM	4(1+M/2) T _{OSC} – 90	ns (3)
T _{AVDV2}	Address (P2) Valid to Valid Data/Instruction In @ 12 MHz @ 16 MHz	W	268.2 185	OON.CO	4(1+M/2) T _{OSC} - 65	ns (3)
T _{AVDV3}	Address (P0) Valid to Valid Instruction In @ 12 MHz @ 16 MHz		116.6 75	N.100X'C	2T _{OSC} - 50	ns
T _{AVRL} (2)	Address Valid to RD#/PSEN# Low @ 12 MHz @ 16 MHz	121.6 80	WW	2(1+M) T _{OSC} – 45	COM.	ns (3)
T _{AVWL1}	Address (P0) Valid to WR# Low @ 12 MHz @ 16 MHz	126.6 85	N.	2(1+M) T _{OSC} - 40	OX.COM	ns (3)
T _{AVWL2}	Address (P2) Valid to WR# Low @ 12 MHz @ 16 MHz	146.6 105	4	2(1+M) T _{OSC} – 20	00X.CC	ns (3)
T _{WHQX}	Data Hold after WR# High @ 12 MHz @ 16 MHz	63.3 42.5		T _{osc} – 20	1.1007.C	ns
T _{QVWH}	Data Valid to WR# High @ 12 MHz @ 16 MHz	138.6 97	TW.	2(1+N) T _{OSC} - 28	M.100 A	ns (4)
T _{WHAX}	WR# High to Address Hold @ 12 MHz @ 16 MHz	156.6 115	I.TW	2T _{osc} - 10	WW.100	ns

NOTES:

- 16 MHz.
- 2. Specifications for PSEN# are identical to those for RD#.
- 3. In the formula, M=Number of wait states (0 or 1) for ALE.
- 4. In the formula, N=Number of wait states (0,1,2, or 3) for RD#/PSEN#/WR#.
- 5. "Typical" specifications are untested and not guaranteed.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw



5.3.1 EXTERNAL BUS CYCLES, NONPAGE MODE

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 7. External Bus Cycle: Code Fetch (Nonpage Mode)



 $\mathsf{T}_{\mathsf{RLRH}}^\dagger$ \leftarrow TLLRL † T_{RHLH2} > RD#/PSEN# $\mathsf{T}_{\mathsf{RLDV}}^\dagger$ **TRLAZ** TLHAX T_{RHDZ2} $\mathsf{T}_{\mathsf{AVLL}}^\dagger$ TLLAX **TRHDX** A7:0 D7:0 TAVRL Data In T_{AVDV1} TAVDV2 P2/A16/A17 A15:8/A16/A17

Figure 8. External Bus Cycle: Data Read (Nonpage Mode)

WWW.100Y.COM.T

A4210-03

[†] The value of this parameter depends on wait states. See the table of AC characteristics.







Figure 9. External Bus Cycle: Data Write (Nonpage Mode)



5.3.2 EXTERNAL BUS CYCLES, PAGE MODE

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787



- † The value of this parameter depends on wait states. See the table of AC characteristics.
- †† A page hit (i.e., a code fetch to the same 256-byte "page" as the previous code fetch) requires one state (2T_{OSC}); a page miss requires two states (4T_{OSC}).
- ††† During a sequence of page hits, PSEN# remains low until the end of the last page-hit cycle.

A4213-02

Figure 10. External Bus Cycle: Code Fetch (Page Mode)








Figure 11. External Bus Cycle: Data Read (Page Mode)






Figure 12. External Bus Cycle: Data Write (Page Mode)



5.3.3 DEFINITION OF REAL-TIME WAIT SYMBOLS

Table 12. Real-time Wait Timing Symbol Definitions

. 7 () / -				
Signals				
A	Address			
D	Data			
С	WCLK			
Υ	WAIT#			
W	WR#			
R	RD#/PSEN#			

Conditions				
L	Low	UU		
Χ	Hold	10		
V	Setup	. 4		

5.3.4 EXTERNAL BUS CYCLES, REAL-TIME WAIT STATES

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 13. External Bus Cycle: Code Fetch/Data Read (Nonpage Mode)






Figure 15. External Bus Cycle: Code Fetch/Data Read (Page Mode)

A0-A7

stretched

A0-A7

A5001-01






Figure 16. External Bus Cycle: Data Write (Page Mode)

Table 13. Real-time Wait AC Timing

Symbol	Parameter	Min	Max	Units
T _{CLYV}	Wait Clock Low to Wait Set-up	01.0	T _{osc} - 20	ns
CLYX	Wait Hold after Wait Clock Low	(2W)T _{OSC} + 5	(1+2W)T _{OSC} - 20	ns
RLYV	PSEN#/RD# Low to Wait Set-up	0	T _{OSC} - 20	ns
RLYX	Wait Hold after PSEN#/RD# Low	(2W)T _{OSC} + 5	(1+2W)T _{OSC} - 20	ns
WLYV	WR# Low to Wait Set-up	0	T _{OSC} - 20	ns
T _{WLYX}	Wait Hold after WR# Low	(2W)T _{OSC} + 5	(1+2W)T _{OSC} - 20	ns

WWW.100Y.COM.T

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

5.4 AC Characteristics — Serial Port, Shift Register Mode

Table 14. Serial Port Timing — Shift Register Mode

Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Cycle Time	12T _{osc}	TIME	ns
T _{QVSH}	Output Data Setup to Clock Rising Edge	10T _{osc} – 133	COMM	ns
T _{XHQX}	Output Data hold after Clock Rising Edge	2T _{OSC} - 117	COM	ns
T _{XHDX}	Input Data Hold after Clock Rising Edge	0 1.100	COM	ns
T _{XHDV}	Clock Rising Edge to Input Data Valid	10	10T _{OSC} - 133	ns




Figure 17. Serial Port Waveform — Shift Register Mode

5.5 External Clock Drive

Table 15. External Clock Drive

Symbol	Parameter	Min	Max	Units
1/T _{CLCL}	Oscillator Frequency (F _{OSC})	Y.CO TY	16	MHz
T _{CHCX}	High Time	20	N X	ns
T _{CLCX}	Low Time	20		ns
T _{CLCH}	Rise Time	OOT.	10	ns
T _{CHCL}	Fall Time	100 Y.C.	10	ns

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






Figure 18. External Clock Drive Waveforms




Figure 19. AC Testing Input, Output Waveforms




Figure 20. Float Waveforms



6.0 THERMAL CHARACTERISTICS

All thermal impedance data is approximate for static air conditions at 1 watt of power dissipation. Values change depending on operating conditions and application requirements. The Intel *Packaging Handbook* (order number 240800) describes Intel's thermal impedance test methodology.

Table 16. Thermal Characteristics

Package Type	θ_{JA}	θJC
44-pin PLCC	46°C/W	16°C/W
40-pin PDIP	45°C/W	16°C/W
40-pin Ceramic DIP	30.5°C/W	10°C/W

7.0 NONVOLATILE MEMORY PROGRAMMING AND VERIFICATION CHARACTERISTICS

7.1 Definition of Nonvolatile Memory Symbols

Table 17. Nonvolatile Memory Timing Symbol Definitions

Signals				
Α	Address			
D	Data In			
Q Data Out				
S	Supply			
G	PROG#			
Е	Enable			

17	Conditions
Н	High
Γ_{II}	Low
٧	Valid
Χ	No Longer Valid
Z	Floating
. 01	JAn.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



7.2 Programming and Verification Timing for Nonvolatile Memory




Figure 21. Timing for Programming and Verification of Nonvolatile Memory

Table 18. Nonvolatile Memory Programming and Verification Characteristics at $T_A = 21-27~{}^{\circ}\text{C}, \ V_{CC} = 5 \text{ V}, \ \text{and } V_{SS} = 0 \text{ V}$

Symbol	Definition	Min	Max	Units
V _{PP}	Programming Supply Voltage	12.5	13.5	D.C. Volts
I _{PP}	Programming Supply Current	11/1/1007	75	mA
Fosc	Oscillator Frequency	4.0	6.0	MHz
T _{AVGL}	Address Setup to PROG# Low	48T _{osc}	W.COM.	WW
T _{GHAX}	Address Hold after PROG#	48T _{osc}	COM	
T _{DVGL}	Data Setup to PROG# Low	48T _{OSC}	M.I.	
T _{GHDX}	Data Hold after PROG#	48T _{osc}	1001.	
T _{EHSH}	ENABLE High to V _{PP}	48T _{osc}		
T _{SHGL}	V _{PP} Setup to PROG# Low	10		μs
T _{GHSL}	V _{PP} Hold after PROG#	10		μs
T _{GLGH}	PROG# Width	90	110	μs



Table 18. Nonvolatile Memory Programming and Verification Characteristics at $T_A = 21 - 27$ °C, $V_{CC} = 5$ V, and $V_{SS} = 0$ V(Continued)

T _{AVQV}	Address to Data Valid	W	48T _{osc}	WTI
T _{ELQV}	ENABLE Low to Data Valid	41	48T _{osc}) Nr.
T _{EHQZ}	Data Float after ENABLE	0	48T _{osc}	OM
T _{GHGL}	PROG# High to PROG# Low	10	W 1001.	μs

8.0 ERRATA

There are no known errata for this product

9.0 REVISION HISTORY

This (-003) revision of the 8XC251SA/SB/SP/SQ datasheet contains information on products with "[M] [C] '94 '95 C" as the last line of the topside marking. This datasheet replaces earlier product information. The following changes appear in the -003 datasheet:

- Real-time wait state operation is described in the datasheet.
- Memory map reserved locations are newly defined and the Memory Map is now referred to as the "Address Map."
- AC Characteristics have been updated. The following AC parameters have changed: T_{LLAX}, T_{RLRH}, T_{WLWH}, T_{LLRL}, T_{RLDV}, T_{RHDZ1}, T_{RHDZ2}, T_{RHLH2}, T_{WHLH}, T_{AVDV2}, T_{AVRL}, T_{AVWL1}, T_{AVWL2}, T_{OWWH}, and T_{WHAX}.
 DC Characteristics have been updated. The
- DC Characteristics have been updated. The following DC specs have changed: I_{PD} max, I_{DL} typical, I_{DL} max, I_{CC} typical, and I_{CC} max.
- 5. An I_{CC} vs. Frequency graph is included.
- Process information is no longer contained in the datasheet.
- The section "Programming and Verifying Nonvolatile Memory" has been deleted. See the 8XC251SA/SB/SP/SQ Embedded Microcontroller User's Manual. Timing and Characteristics for Programming and Verifying Nonvolatile

- memory have been retained in this datasheet.
- Signature Byte information has been deleted. See the 8XC251SA/SB/SP/SQ Embedded Microcontroller User's Manual.
- Sections in the datasheet are numbered.
- New sections have been created to provide better organization. These include "Nomenclature," "Pinout," "Signals," "Address Map," "Electrical Characteristics," "Thermal Characteristics," "Nonvolatile Memory Programming and Verification Characteristics", "Errata," and "Revision History"
- Proliferation Options and Package Options are in the Nomenclature section.
- Temperature range is contained in the Electrical Characteristics section under "Operating Conditions"
- Bus timing diagrams have been organized into subsections.

The (-002) revision of the 8XC251SA/SB/SP/SQ datasheet contains information on products with "[M] [C] '94 '95 B" as the last line of the topside marking. This datasheet replaces earlier product information. The following changes appear in the -002 datasheet:

- A corrected PDIP diagram appears on page 7.
- A corrected formula to calculate T_{LHLL} is described on page 17.
- The RD#/PSEN# waveform is changed in Figure 11 on page 25.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw