int_{el}.

P8748H/P8749H 8048AH/8035AHL/8049AH/8039AHL/8050AH/8040AHL HMOS SINGLE-COMPONENT 8-BIT MICROCONTROLLER

High Performance HMOS II

Programmable ROMs Using 21V

- Interval Time/Event Counter
- Two Single Level Interrupts


- Easily Expandable Memory and I/O
- Up to 1.36 µs Instruction Cycle All Instructions 1 or 2 Cycles
- Single 5-Volt Supply
- Over 96 Instructions; 90% Single Byte
- The Intel MCS®-48 family are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS process.

The family contains 27 I/O lines, an 8-bit timer/counter, and on-board oscillator/clock circuits. For systems that require extra capability, the family can be expanded using MCS®-80/MCS®-85 peripherals.


These microcontrollers are available in both masked ROM and ROMless versions as well as a new version, The Programmable ROM. The Programmable ROM provides the user with the capability of a masked ROM while providing the flexibility of a device that can be programmed at the time of requirement and to the desired data. Programmable ROM's allow the user to lower inventory levels while at the same time decreasing delay times and code risks.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting of mostly single byte instructions and no instructions over 2 bytes in length.

Device	Internal	Memory	RAM STANDBY
8050AH	4K x 8 ROM	256 x 8 RAM	yes
8049AH	2K x 8 ROM	128 x 8 RAM	yes
8048AH	1K x 8 ROM	64 x 8 RAM	
8040AHL	None	256 x 8 RAM	yes
8039AHL	None	128 x 8 RAM	yes
8035AHL	None	64 x 8 RAM	yes
P8749H	2K x 8 Programmable ROM	128 x 8 RAM	yes
P8748H	1K x 8 Programmable ROM	64 x 8 RAM	no







270053-2

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






Figure 3. Pin Configuration

Figure 4. Pad Configuration

Table	1. Pin	Description
-------	--------	-------------

Symbol	Pin No.	ON.I W	Function	Device
VSS	20	Circuit GND potential.	TWW.10 CONT.	All
V _{DD}	26	+ 5V during normal opera	tion.	All
M.M.A.	W.100 W.100	Low power standby pin.	勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	8048AH 8035AHL 8049AH 8039AHL 8050AH 8040AHL
	WW.	Programming power supp	ly (+21V).	P8748H P8749H
Vcc	40	Main power supply; +5V	Main power supply; + 5V during operation and programming.	
PROG	25	Output strobe for 8243 1/	O expander.	All
	NW.	Program pulse (+ 18V) input pin During Programming.		P8748H P8749H
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.		
P20-P23 P24-P27 Port 2	21-24 35-38	8-bit quasi-bidirectional port. P20–P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.		
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.		All
то	1	Input pin testable using the JNT0. T0 can be designed instruction.	he conditional transfer instruction JT0 and ted as a clock output using ENT0 CLK	All
		Used during programmin	g.	P8748H P8749H

100X.C intel. W.100Y

W	able 1	. Pin	Desc	riptio	n (Cont	inued)

	8			
V.CUM	<u>AN</u>	Table 1. Pin [Description (Continued)	100%.0
Symbol	Pin No.	N WW	Function	Device
TIX.CC	39	Input pin testable using the designated the timer/coun	e JT1, and JNT1 instructions. Can be hter input using the STRT CNT instruction.	All
INT	6	Interrupt input. Initiates an i disabled after a reset. Also	interrupt if interrupt is enabled. Interrupt is b testable with conditional jump instruction. remain low for at least 3 machine cycles for	All
RD	8	Output strobe activated dur data onto the bus from an e	uring a BUS read. Can be used to enable external device. external data memory. (Active low)	All
RESET	4		alize the processor. (Active low) (Non TTL	All
WWW.	00X.4 100X 100	Used during power down.	勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	8048AH 8035AHL 8049AH 8039AHL 8050AH 8040AHL
	1.10	Used during programming.	WWW. DOY.COM TW	P8748H P8749H
A.	NWN.	Used during ROM verification	on. WWW.100Y.COM.TW WWW.100Y.COM.TW	8048AH P8748H 8049AH P8749H 8050AH
WR	10	Output strobe during a bus v Used as write strobe to exte	write. (Active low) ernal data memory.	All
ALE	11	Address latch enable. This s useful as a clock output.	signal occurs once during each cycle and is strobes address into external data and	All
PSÉN	9	Program store enable. This external program memory. (output occurs only during a fetch to (Active low)	All
SS	5		ed in conjunction with ALE to "single step"	All
		(Active low) Used in sync mo	node.	8048AH 8035AHL 8049AH 8039AHL 8050AH 8040AHL
EA	7	reference external memory. high)	n forces all program memory fetches to . Useful for emulation and debug. (Active	All
		Used during (18V) programn	_	P8748H P8749H
		Used during ROM verificatio		8048AH 8049AH 8050AH
XTAL1	2	One side of crystal input for i source. (Non TTL V _{IH})	internal oscillator. Also input for external	All
XTAL2	3	Other side of crystal input.		All



WWW.100Y.COM.TW **Table 2. Instruction Set**

MCS®-48			
		Т	able 2. Ins
Accumulator			1001-
Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1
ADD A, @R	Add data memory to A	1	N.100
ADD A, #data	Add immediate to A	2	2
ADDC A, R	Add register with carry	44	1
ADDC A, @R	Add data memory with carry	- N	
ADDC A, #data	Add immediate with carry	2	2
ANL A, R	And register to A	1 -	
ANL A, @R	And data memory to A	1	1
ANL A, #data	And immediate to A	2	2
ORLA, R	Or register to A	1	1
ORL A, @R	Or data memory to A	1	1
ORL A, #data	Or immediate to A	2	2
XRL A, R	Exclusive or register to A	1	1
XRL A, @R	Exclusive or data memory to A	1	1
XRL A, #data	Exclusive or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	st 1
CLR A	Clear A	1.1	1
CPL A	Complement A	1	1
DA A	Decimal adjust A	1.	- 1
SWAP A	Swap nibbles of A	1	
RL A	Rotate A left	-01	1
RLC A	Rotate A left through carry	$c0^{1}$	V.I.W
RR A	Rotate A right		11
RRC A	Rotate A right through carry	y.C ⁰	T

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.10

Input/Output			
Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	1	2
OUTL P, A	Output A to port	190	2
ANL P, #data	And immediate to port	2	2
ORL P, #data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	11.	2
ANL BUS, #data	And immediate to BUS	2	2
ORL BUS, #data	Or immediate to NBUS	2	2
MOVD A, P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	11	2
ANLD P, A	And A to expander port	1	2
ORLD P, A	Or A to expander port	1	2

Registers

Registers			
Mnemonic	Description	Bytes	Cycles
INC R	Increment register	1 1	1
INC @R	Increment data memory	1	1
DEC R	Decrement register	1	1

Branch

Branch	100Y. OM.	-W	
Mnemonic	Description	Bytes	Cycles
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	. 1	2
DJNZ R, addr	Decrement register and skip	2	2
JC addr	Jump on carry = 1	2	2
JNC addr	Jump on carry $= 0$	2	2
JZ addr	Jump on A zero	2	2
JNZ addr	Jump on A not zero	2	2
JT0 addr	Jump on T0 = 1	2	2
JNT0 addr	Jump on $T0 = 0$	2	2
JT1 addr	Jump on $T1 = 1$	2	2
JNT1 addr	Jump on $T1 = 0$	2	2
JF0 addr	Jump on $F0 = 1$	2	2
JF1 addr	Jump on $F1 = 1$	2	2
JTF addr	Jump on timer flag	2	2
JNI addr	Jump on $\overline{INT} = 0$	2	2
JBb addr	Jump on accumulator	2	2

1001. intel.

W100XCOMTW Table 2. Instruction Set (Continued)

			rapie	z. mstrue
111.	Subroutine	Wn	WW	N
WW	Mnemonic	Description	Bytes	Cycles
	CALL addr	Jump to subroutine	2	2
	RET	Return	1	2
WW	RETR	Return and restore status	1	2
	.I.	CONTRACT		. AN

Flags (V)

Mnemonic	Description	Bytes	Cycles
CLRC	Clear carry	1	
CPL C	Complement carry	st 1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0		i ≼
CLR F1	Clear flag 1	1	1
CPL F1	Complement flag 1	-	1

Data Moves

Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	1
MOV A, @R	Move data memory to A	1.1	i
MOV A, #data	Move immediate to A	2	2
MOV R, A	Move A to register	.11.	1
MOV @R, A	Move A to data memory	1	TN
MOV R, #data	Move immediate to register	2	2
MOV @R, #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	J C	1
MOV PSW, A	Move A to PSW	1	AL.
XCH A, R	Exchange A and register	07.C	1
XCH A, @R	Exchange A and data memory	004	CY
XCHD A, @R	Exchange nibble of A and data memory	109	GO Y
MOVX A, @R	Move external data memory to A	100	2
MOVX @R, A	Move A to external data memory	1	2 0
MOVP A, @A	Move to A from current page	1	2
MOVP3 A, @A	Move to A from page 3	1	2

Timer/Counter	er	1100	1.0
Mnemonic	Description	Bytes	Cycles
MOV A, T	Read timer/counter		1
MOV T, A	Load timer/counter		00¥•`
STRT T	Start timer	1.	
STRT CNT	Start counter	1.1	109 -
STOP TCNT	Stop timer/counter		1
EN TONTI	Enable timer/	1.1	1100
	counter interrupt		
DIS TCNTI	Disable timer/	1.1	11
L_ov.CU	counter interrupt		

Control

M.TW OM.TW COM.TW

Mnemonic	Description	Bytes	Cycles
ENI	Enable external interrupt	1	1
DISI	Disable external interrupt	1	1
SEL RB0	Select register bank 0	1	
SEL RB1	Select register bank 1	1	1.01
SEL MB0	Select memory bank 0	1	1
SEL MB1	Select memory bank 1	1	1 <
ENTO CLK	Enable clock output	1	1
WIN .	on T0		

	Mnemonic NOP	Description No operation	Bytes 1	Cycles
1		料 886-3-5753		LM.
		海) 86-21-5415 圳) 86-755-832		
V		ww. 100y. com. t	4 ()) >	
T		WWW IO	NY.C	
		M.M.M.		

MT.MO

MCS®-48



ABSOLUTE MAXIMUM RATINGS*

Case Temperature Under Bias0°C to +70°C	
Storage Temperature65°C to +150°C	
Voltage on any Pin with Respect to Ground0.5V to +7V	
Power Dissipation 1.5W	

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Symbol	Parameter	NN.	Limits	1.00	Unit	Test Conditions	Device
Symbol	Falailletei	Min	Тур	Max			
VIL	Input Low Voltage (All Except RESET, X1, X2)	-0.5	4.10 11 Jan	0.8	V	N NN	All
V _{IL1}	Input Low Voltage (RESET, X1, X2)	-0.5	WW.	0.6	V COM	LIN W	Ail
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0	N.M.M.	V _{CC}		NT'LAN	All
V _{IH1}	Input High Voltage (X1, X2, RESET)	3.8	A.M.	Vcc	V V.C	METTY	All
Vol	Output Low Voltage (BUS)	N	W	0.45	ov.	$I_{OL} = 2.0 \text{ mA}$	All
V _{OL1}	Output Low Voltage (RD, WR, PSEN, ALE)	N	V	0.45	1001	I _{OL} = 1.8 mA	All
V _{OL2}	Output Low Voltage (PROG)	TW.		0.45	V	I _{OL} = 1.0 mA	All
V _{OL3}	Output Low Voltage (All Other Outputs)	N.T.W		0.45	V	I _{OL} = 1.6 mA	All
V _{OH}	Output High Voltage (BUS)	2.4		W.	V	$I_{OH} = -400 \mu A$	All
V _{OH1}	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	l _{OH} = -100 μA	All
V _{OH2}	Output High Voltage (All Other Outputs)	2.4	WT		V	l _{OH} = -40 μA	Ali

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = V_{DD} = 5V \pm 10\%$; $V_{SS} = 0V$

int_{el}.

Symbol	Parameter	Limits		Unit	Test Conditions		
oy	OM	Min Typ Max			rest conditions	Device	
H03-	Leakage Current (T1, INT)	N	1.17	±10	μA	$V_{SS} \le V_{IN} \le V_{CC}$	All
.100 V.100	Input Leakage Current (P10-P17, P20-P27, EA, SS)	A.	ANA ANA	- 500	μA	V_{SS} + 0.45 \leq V _{IN} \leq V _{CC}	All
L12	Input Leakage Current RESET	- 10	NN	-300	μA	$V_{SS} \le V_{IN} \le 3.8$	All
LO	Leakage Current (BUS, T0) (High Impedance State)		2 2	±10	μA	$V_{SS} \le V_{IN} \le V_{CC}$	All
DD	V _{DD} Supply Current (RAM Standby)	V	3 🔨	5	mA	CONTW	8048AH 8035AHL
	W.100Y.COM.J		4	7	mA	N.COM.TW	8049AH 8039AHL
W	W.100 P.COM	WT	5	10	mA	LOOX.COM.TW	8050AH 8040AHL
ю + ч с	Total Supply Current*	N.TY	30	65	mA	.100Y.COM.TW	8048AH 8035AHL
特力	材料 886-3-575317(35	70	mA	N.1002.COM.LTW	8049AH 8039AHL
	子(上海) 86-21-541517: 子(深圳) 86-755-832987	A second second	40	80	mA	W.100Y.COM.T	8050AH 8040AHL
Http:/	/www. 100y. com. tw	CY	30	100	mA	1007.001.	P8748H
			50	110	mA	WWW. OOX.COM	P8749H
Ð	RAM Standby Voltage	2.2	W.	5.5	V	Standby Mode Reset ≤V _{IL1}	8048AH 8035AH
	WWW.1	2.2	-0N	5.5	v	WWW.100Y.CO.	8049AH 8039AH
	WWW	2.2		5.5	V	WWW.100X.C	8050AH 8040AHL

W.100Y.COM.TW WW.100Y D.C. CHARACTERISTICS T

*ICC + IDD are measured with all outputs in their high impedance state; RESET low; 11 MHz crystal applied; INT, SS, and EA floating. WWW.100Y.COM.T

MCS®-48		
A.C. CHARACT	ERISTICS $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{CC} = V_{DD} =$	= 5V ±10%; V _{SS} = 0V

	RACTERISTICS $T_A = 0^{\circ}C$ to +	f (f)	11 MHz			Conditions
Symbol	Parameter	(Note 3)	Min	Max	Unit	(Note 1)
t	Clock Period	1/xtal freq	90.9	1000	ns	(Note 3)
tu	ALE Pulse Width	3.5t-170	150		ns	1.100
t _{AL}	Addr Setup to ALE	2t-110	70		ns	(Note 2)
t _{LA}	Addr Hold from ALE	t-40	50		ns	Your
tcc1	Control Pulse Width (RD, WR)	7.5t-200	480	NI.	ns	W.Lo.
t _{CC2}	Control Pulse Width (PSEN)	6t-200	350		ns	AN.100
tow	Data Setup before WR	6.5t-200	390		ns	100
t _{WD}	Data Hold after WR	t-50	40	WT	ns	NN 10
t _{DR}	Data Hold (RD, PSEN)	1.5t-30	0	110	ns	WWW.
t _{RD1}	RD to Data in	6t-170	100	375	ns	· WW
tRD2	PSEN to Data in	4.5t-170		240	ns	
tAW	Addr Setup to WR	5t-150	300	TIM	ns	N. C.
t _{AD1}	Addr Setup to Data (RD)	10.5t-220	N.C	730	ns	NW.
t _{AD2}	Addr Setup to Data (PSEN)	7.5t-200	~1	460	ns	VIA
tAFC1	Addr Float to RD, WR	2t-40	140	COM	ns	(Note 2)
t _{AFC2}	Addr Float to PSEN	0.5t-40	10		ns	(Note 2)
tLAFC1	ALE to Control (RD, WR)	3t-75	200	K.Co.	ns	1
tLAFC2	ALE to Control (PSEN)	1.5t-75	60	V.CO	ns	1
t _{CA1}	Control to ALE (RD, WR, PROG)	t-65	25		ns	-
t _{CA2}	Control to ALE (PSEN)	4t-70	290	<i>101.</i>	ns	
t _{CP}	Port Control Setup to PROG	1.5t-80	50	1001.	ns	$\mathcal{L}_{\mathcal{M}}$
tPC	Port Control Hold to PROG	4t-260	100	Yoos	ns	WT
t _{PR}	PROG to P2 Input Valid	8.5t-120	W	650	ns	and leave
tPF	Input Data Hold from PROG	1.5t	0	140	ns	M. L
t _{DP}	Output Data Setup	6t-290	250	N.10	ns	M.T.Y
t _{PD}	Output Data Hold	1.5t-90	40	-11	ns	
tpp	PROG Pulse Width	10.5t-250	700	MN.	ns	
t _{PL}	Port 2 I/O Setup to ALE	4t-200	160		ns	
t _{LP}	Port 2 I/O Hold to ALE	0.5t-30	15		ns	
t _{PV}	Port Output from ALE	4.5t + 100		5.0	ns	
t _{OPRR}	T0 Rep Rate	3t	270		ns	
t _{CY}	Cycle Time	15t	1.36	15.0	μs	İ

NOTES:

1. Control outputs: C_L = 80 pF. BUS Outputs: C_L = 150 pF.


2. BUS High Impedance Load 20 pF

3. f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 1 MHz crystal input.


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WAVEFORMS

INSTRUCTION FETCH FROM PROGRAM MEMORY





WRITE TO EXTERNAL DATA MEMORY



PORT 1/PORT 2 TIMING


READ FROM EXTERNAL DATA MEMORY





INPUT AND OUTPUT FOR A.C. TESTS


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






CRYSTAL OSCILLATOR MODE

CERAMIC RESONATOR MODE



DRIVING FROM EXTERNAL SOURCE



270053-11

For XTAL1 and XTAL2 define "high" as voltages above 1.6V and "low" as voltages below 1.6V. The duty cycle requirements for externally driving XTAL1 and XTAL2 using the circuits shown above are as follows: XTAL1 must be high 35–65% of the period and XTAL2 must be high 35–65% of the period. Rise and fall times must be faster than 20 ns.

1

int_{el}.

PROGRAMMING AND VERIFYING THE P8749H/48H PROGRAMMABLE ROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL1	Clock Input (3 to 4.0 MHz)
XTAL2	1001. M.I.W.
RESET	Initialization and Address Latching
то	Selection of Program or Verifying Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input
	Data Output During Verify
P20-P22	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WARNING:

An attempt to program a missocketed P8749H/48H will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- 1. $V_{DD} = 5V$, Clock applied or internal oscillator operating, RESET = 0V, T0 = 5V, EA = 5V, BUS and PROG floating. P10 and P11 must be tied to ground.
- 2. Insert P8749H/48H in programming socket
- 3. T0 = 0V (select program mode)
- 4. EA = 18V (activate program mode)
- 5. Address applied to BUS and P20-22
- 6. RESET = 5V (latch address)
- 7. Data applied to BUS
- 8. V_{DD} = 21V (programming power)
- 9. PROG = V_{CC} or float followed by one 50 ms pulse to 18V
- 10. $V_{DD} = 5V$
- 11. T0 = 5V (verify mode)
- 12. Read and verify data on BUS
- 13. TO = 0V
- 14. RESET = 0V and repeat from step 5
- 15. Programmer should be at conditions of step 1 when P8749H/48H is removed from socket.

NOTE:

Once programmed the P8749H/48H cannot be erased.

MCS®-48



W.100Y.COM.TW A.C. TIMING SPECIFICATION FOR PROGRAMMING P8748H/P8749H ONLY

Symbol	Parameter	Min	Max	Unit	Test Conditions
taw	Address Setup Time to RESET	4t _{CY}	勝	特力材	料 886-3-5753170
twa	Address Hold Time After RESET	4t _{CY}	and the second second		(海) 86-21-5415173
tDW	Data in Setup Time to PROG	4t _{CY}			采圳) 86-755-832987
twp	Data in Hold Time After PROG	4t _{CY}			ww. 100y. com. tw
t _{PH}	RESET Hold Time to Verify	4t _{CY}		ntep.//w	www.rooy.com.cw
typow	V _{DD} Hold Time Before PROG	0	1.0	ms	N 100X
tvDDH	V _{DD} Hold Time After PROG	0	1.0	ms	WWW.
tpw	Program Pulse Width	50	60	ms	N.In.
t _{TW}	T0 Setup Time for Program Mode	4t _{CY}	- MJ		W
twr	T0 Hold Time After Program Mode	4t _{CY}	CON	-N	WWW.
tDO	T0 to Data Out Delay	100 -	4t _{CY}		.WW.
tww	RESET Pulse Width to Latch Address	4t _{CY}		N.C.	
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	100	μs	NNN
tCY	CPU Operation Cycle Time	3.75	5	μs	No.
t _{RE}	RESET Setup Time before EA	4t _{CY}	DX.C	TIM	

NOTE:


If Test 0 is high, t_{DO} can be triggered by RESET.

D.C. CHARACTERISTICS FOR PROGRAMMING P8748H/P8749H ONLY

ram Voltage High Level age Low Level	20.5 4.75	21.5 5.25	V O V	
ige Low Level	4.75	5 25	V	
		0.20	U ~ V	A.L.
ogram Voltage High Level	17.5	18.5	V.C	WT.
bitage Low Level	4.0	Vcc	ν,	OM
am or Verify Voltage High Level	17.5	18.5	V	WT.Mo
Voltage Supply Current	×	20.0	mA	COT TN
gh Voltage Supply Current		1.0	mA	CONT
Voltage Supply Current		1.0	mA	
	oltage Low Level am or Verify Voltage High Level Voltage Supply Current gh Voltage Supply Current	oltage Low Level 4.0 am or Verify Voltage High Level 17.5 Voltage Supply Current gh Voltage Supply Current	oltage Low Level 4.0 V _{CC} am or Verify Voltage High Level 17.5 18.5 Voltage Supply Current 20.0 gh Voltage Supply Current 1.0	Jitage Low Level 4.0 V _{CC} V am or Verify Voltage High Level 17.5 18.5 V Voltage Supply Current 20.0 mA gh Voltage Supply Current 1.0 mA

int_{el}.

SUGGESTED ROM VERIFICATION ALGORITHM FOR ROM DEVICE ONLY



COMBINATION PROGRAM/VERIFY MODE (PROGRAMMABLE ROMS ONLY)

