


### HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling



$$V_{DSS} = 100V$$


$$R_{DS(on)} = 0.27\Omega$$

$$I_D = 1.3A$$

### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4-pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1 inch pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 watt.



DATA SHEETS

### Absolute Maximum Ratings

| Parameter                 | Max.                                  | Units  |
|---------------------------|---------------------------------------|--------|
| $I_D @ T_C = 25^\circ C$  | 1.3                                   | A      |
| $I_D @ T_C = 100^\circ C$ | 0.94                                  |        |
| $I_{DM}$                  | 10                                    |        |
| $P_D @ T_C = 25^\circ C$  | 1.3                                   | W      |
|                           | Linear Derating Factor                | 0.0083 |
| $V_{GS}$                  | ±20                                   | V      |
| $E_{AS}$                  | 100                                   | mJ     |
| $I_{AR}$                  | 1.3                                   | A      |
| $E_{AR}$                  | 0.13                                  | mJ     |
| dv/dt                     | 5.5                                   | V/ns   |
| $T_J$                     | -55 to +175                           | °C     |
| $T_{STG}$                 | Soldering Temperature, for 10 seconds |        |
|                           | 300 (1.6mm from case)                 |        |

### Thermal Resistance

| Parameter       | Min. | Typ. | Max. | Units |
|-----------------|------|------|------|-------|
| $R_{\theta JA}$ | —    | —    | 120  | °C/W  |

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

|                                 | Parameter                            | Min. | Typ. | Max. | Units                 | Test Conditions   |
|---------------------------------|--------------------------------------|------|------|------|-----------------------|---|
| $V_{(BR)DSS}$                   | Drain-to-Source Breakdown Voltage    | 100  | —    | —    | V                     | $V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$                           |
| $\Delta V_{(BR)DSS}/\Delta T_J$ | Breakdown Voltage Temp. Coefficient  | —    | 0.13 | —    | $^\circ\text{C}^{-1}$ | Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$                  |
| $R_{DS(on)}$                    | Static Drain-to-Source On-Resistance | —    | —    | 0.27 | $\Omega$              | $V_{GS}=10\text{V}$ , $I_D=0.78\text{A}$ ④                          |
| $V_{GS(th)}$                    | Gate Threshold Voltage               | 2.0  | —    | 4.0  | V                     | $V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$                              |
| $g_{fs}$                        | Forward Transconductance             | 0.80 | —    | —    | S                     | $V_{DS}=50\text{V}$ , $I_D=0.78\text{A}$ ④                          |
| $I_{DSS}$                       | Drain-to-Source Leakage Current      | —    | —    | 25   | $\mu\text{A}$         | $V_{DS}=100\text{V}$ , $V_{GS}=0\text{V}$                           |
|                                 |                                      | —    | —    | 250  |                       | $V_{DS}=80\text{V}$ , $V_{GS}=0\text{V}$ , $T_J=150^\circ\text{C}$  |
| $I_{GSS}$                       | Gate-to-Source Forward Leakage       | —    | —    | 100  | nA                    | $V_{GS}=20\text{V}$   |
|                                 | Gate-to-Source Reverse Leakage       | —    | —    | -100 |                       | $V_{GS}=-20\text{V}$  |
| $Q_g$                           | Total Gate Charge                    | —    | —    | 16   | nC                    | $I_D=9.2\text{A}$   |
| $Q_{gs}$                        | Gate-to-Source Charge                | —    | —    | 4.4  |                       | $V_{DS}=80\text{V}$   |
| $Q_{gd}$                        | Gate-to-Drain ("Miller") Charge      | —    | —    | 7.7  |                       | $V_{GS}=10\text{V}$ See Fig. 6 and 13 ④                             |
| $t_{d(on)}$                     | Turn-On Delay Time                   | —    | 6.8  | —    | ns                    | $V_{DD}=50\text{V}$   |
| $t_r$                           | Rise Time                            | —    | 27   | —    |                       | $I_D=9.2\text{A}$   |
| $t_{d(off)}$                    | Turn-Off Delay Time                  | —    | 18   | —    |                       | $R_G=18\Omega$  |
| $t_f$                           | Fall Time                            | —    | 17   | —    |                       | $R_D=5.2\Omega$ See Figure 10 ④                                     |
| $L_D$                           | Internal Drain Inductance            | —    | 4.0  | —    | nH                    | Between lead, 6 mm (0.25in.) from package and center of die contact |
| $L_S$                           | Internal Source Inductance           | —    | 6.0  | —    |                       |   |
| $C_{ISS}$                       | Input Capacitance                    | —    | 360  | —    | pF                    | $V_{GS}=0\text{V}$  |
| $C_{OSS}$                       | Output Capacitance                   | —    | 150  | —    |                       | $V_{DS}=25\text{V}$   |
| $C_{RSS}$                       | Reverse Transfer Capacitance         | —    | 34   | —    |                       | $f=1.0\text{MHz}$ See Figure 5                                      |



**Source-Drain Ratings and Characteristics**

|          | Parameter                              | Min.  | Typ. | Max. | Units         | Test Conditions   |
|----------|--|---|------|------|---------------|---|
| $I_S$    | Continuous Source Current (Body Diode) | —   | —    | 1.3  | A             | MOSFET symbol showing the integral reverse p-n junction diode.    |
| $I_{SM}$ | Pulsed Source Current (Body Diode) ①   | —   | —    | 10   |               |   |
| $V_{SD}$ | Diode Forward Voltage                  | —   | —    | 2.5  | V             | $T_J=25^\circ\text{C}$ , $I_S=1.3\text{A}$ , $V_{GS}=0\text{V}$ ④ |
| $t_{rr}$ | Reverse Recovery Time                  | —   | 130  | 260  | ns            | $T_J=25^\circ\text{C}$ , $I_F=9.2\text{A}$                        |
| $Q_{rr}$ | Reverse Recovery Charge                | —   | 0.65 | 1.3  | $\mu\text{C}$ | $di/dt=100\text{A}/\mu\text{s}$ ④                                 |
| $t_{on}$ | Forward Turn-On Time                   | Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ ) |      |      |               |   |



**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ②  $V_{DD}=25\text{V}$ , starting  $T_J=25^\circ\text{C}$ ,  $L=22\text{mH}$ ,  $R_G=25\Omega$ ,  $I_{AS}=2.6\text{A}$  (See Figure 12)
- ③  $I_{SD}\leq 9.2\text{A}$ ,  $di/dt\leq 110\text{A}/\mu\text{s}$ ,  $V_{DD}\leq V_{(BR)DSS}$ ,  $T_J\leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)




**Fig 1. Typical Output Characteristics,**  
 $T_C=25^\circ\text{C}$



**Fig 2. Typical Output Characteristics,**  
 $T_C=175^\circ\text{C}$




**Fig 3. Typical Transfer Characteristics**




**Fig 4. Normalized On-Resistance**  
**Vs. Temperature**


DATA SHEETS




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

**Appendix A:** Figure 14, Peak Diode Recovery  $dv/dt$  Test Circuit – See page 1505

**Appendix B:** Package Outline Mechanical Drawing – See page 1507

**Appendix C:** Part Marking Information – See page 1515