


HEXFET® Power MOSFET

- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated


### Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole.



$V_{DSS} = 55V$   
 $R_{DS(on)} = 0.016\Omega$   
 $I_D = 64A$



### Absolute Maximum Ratings


	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	64	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	45	
$I_{DM}$	Pulsed Drain Current ①⑤	210	
$P_D @ T_C = 25^\circ C$	Power Dissipation	140	W
	Linear Derating Factor	0.90	W/ $^\circ C$
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②⑤	270	mJ
$I_{AR}$	Avalanche Current ①⑤	32	A
$E_{AR}$	Repetitive Avalanche Energy ①	14	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③⑤	5.0	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +175	$^\circ C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf·in (1.1N·m)	

### Thermal Resistance


	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	1.1	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient	—	40	

# IRFP048N

## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.052	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$ ⑤
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.016	$\Omega$	$V_{GS} = 10V, I_D = 37\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$g_{fs}$	Forward Transconductance	22	—	—	S	$V_{DS} = 25V, I_D = 32\text{A}$ ⑤
$I_{BS\text{S}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{DS} = 55V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 44V, V_{GS} = 0V, T_J = 150^\circ\text{C}$
$I_{GS\text{S}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
$Q_g$	Total Gate Charge	—	—	89	nC	$I_D = 32\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	20		$V_{DS} = 44V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	39		$V_{GS} = 10V$ , See Fig. 6 and 13 ④⑤
$t_{d(on)}$	Turn-On Delay Time	—	11	—	ns	$V_{DD} = 28V$
$t_r$	Rise Time	—	78	—		$I_D = 32\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	32	—		$R_G = 5.1\Omega$
$t_f$	Fall Time	—	48	—		$R_D = 0.85\Omega$ , See Fig. 10 ④⑤
$L_D$	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	13	—		
$C_{iss}$	Input Capacitance	—	1900	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	620	—		$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	—	270	—		$f = 1.0\text{MHz}$ , See Fig. 5 ⑤

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	45	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①⑤	—	—	210		
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 37\text{A}, V_{GS} = 0V$ ④
$t_{rr}$	Reverse Recovery Time	—	94	140	ns	$T_J = 25^\circ\text{C}, I_F = 32\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$ ④⑤
$Q_{rr}$	Reverse Recovery Charge	—	360	540	nC	

### Notes:


① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )

②  $V_{DD} = 25V$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 530\mu\text{H}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 32\text{A}$ . (See Figure 12)


③  $I_{SD} \leq 32\text{A}$ ,  $di/dt \leq 250\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  
 $T_J \leq 175^\circ\text{C}$

④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


⑤ Uses IRFZ48N data and test conditions




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics



**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature


# IRFP048N

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-54151736  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)


International Rectifier




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit



**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFP048N

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-54151736  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

International Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit




\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 14.** For N-Channel HEXFETS

## Package Outline

### TO-247AC Outline


Dimensions are shown in millimeters (inches)



## Part Marking Information

### TO-247AC

EXAMPLE: THIS IS AN IRFPE30  
WITH ASSEMBLY  
LOT CODE 3A1Q



International  
**IR** Rectifier

**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

**EUROPEAN HEADQUARTERS:** Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

**IR CANADA:** 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

**IR FAR EAST:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

**IR SOUTHEAST ASIA:** 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

<http://www.irf.com/> Data and specifications subject to change without notice.

8/97