


**IRFR9210**

**IRFU9210**

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR9210)
- Straight Lead (IRFU9210)
- Available in Tape & Reel
- P-Channel
- Fast Switching



### Description


The HEXFET technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.

$V_{DSS} = -200V$

$R_{DS(on)} = 3.0\Omega$

$I_D = -1.9A$



DATA SHEETS

### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_c = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10 V$	-1.9	
$I_D @ T_c = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10 V$	-1.2	A
$I_{DM}$	Pulsed Drain Current ①	-7.6	
$P_D @ T_c = 25^\circ C$	Power Dissipation	25	W
$P_D @ T_A = 25^\circ C$	Power Dissipation (PCB Mount)**	2.5	
	Linear Derating Factor	0.20	W/C
	Linear Derating Factor (PCB Mount)**	0.020	
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	300	mJ
$I_{AR}$	Avalanche Current ①	-1.9	A
$E_{AR}$	Repetitive Avalanche Energy ①	2.5	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③	-5.0	V/ns
$T_J, T_{STG}$	Junction and Storage Temperature Range	-55 to +150	°C
	Soldering Temperature, for 10 seconds	260 (1.6mm from case)	

### Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{AUC}$	Junction-to-Case	—	—	5.0	°C/W
$R_{QJA}$	Junction-to-Ambient (PCB mount)**	—	—	50	
$R_{QJA}$	Junction-to-Ambient	—	—	110	

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.

Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	-200	—	—	V	$V_{GS}=0V, I_D=-250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	-0.23	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D=-1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	3.0	$\Omega$	$V_{GS}=10V, I_D=-1.1\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{DS}=V_{GS}, I_D=-250\mu\text{A}$
$g_{fs}$	Forward Transconductance	0.98	—	—	S	$V_{DS}=-50V, I_D=-1.1\text{A}$ ④
$I_{\text{loss}}$	Drain-to-Source Leakage Current	—	—	-100	$\mu\text{A}$	$V_{DS}=-200V, V_{GS}=0V$
		—	—	-500		$V_{DS}=-160V, V_{GS}=0V, T_J=125^\circ\text{C}$
$I_{\text{less}}$	Gate-to-Source Forward Leakage	—	—	-100	nA	$V_{GS}=-20V$
	Gate-to-Source Reverse Leakage	—	—	100		$V_{GS}=20V$
$Q_g$	Total Gate Charge	—	—	8.9	nC	$I_D=-1.3\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	2.1		$V_{DS}=-160V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	3.9		$V_{GS}=-10V$ See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-On Delay Time	—	8.0	—	ns	$V_{DD}=-100V$
$t_r$	Rise Time	—	12	—		$I_D=2.3\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	11	—		$R_G=24\Omega$
$t_f$	Fall Time	—	13	—		$R_D=41\Omega$ See Figure 10 ④
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{iss}$	Input Capacitance	—	170	—	pF	$V_{GS}=0V$
$C_{oss}$	Output Capacitance	—	54	—		$V_{DS}=-25V$
$C_{rss}$	Reverse Transfer Capacitance	—	16	—		$f=1.0\text{MHz}$ See Figure 5



## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	-1.9	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	-7.6		
$V_{SD}$	Diode Forward Voltage	—	—	-5.8	V	$T_J=25^\circ\text{C}, I_S=-1.9\text{A}, V_{GS}=0V$ ④
$t_{rr}$	Reverse Recovery Time	—	110	220	ns	$T_J=25^\circ\text{C}, I_F=-2.3\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	0.56	1.1	$\mu\text{C}$	$dI/dt=100\text{A}/\mu\text{s}$ ④
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				

## Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

③  $I_{SD}\leq-1.9\text{A}$ ,  $di/dt\leq70\text{A}/\mu\text{s}$ ,  $V_{DD}\leq V_{(\text{BR})\text{DSS}}$ ,  $T_J\leq150^\circ\text{C}$

②  $V_{DD}=-50V$ , starting  $T_J=25^\circ\text{C}$ ,  $L=124\text{mH}$   
 $R_G=25\Omega$ ,  $I_AS=-1.9\text{A}$  (See Figure 12)

④ Pulse width  $\leq 300 \mu\text{s}$ ; duty cycle  $\leq 2\%$ .

勝特力材料 886-3-5753170  
胜特力电子(上海) 86-21-54151736  
胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)




Fig 1. Typical Output Characteristics,  
 $T_C=25^\circ C$




Fig 2. Typical Output Characteristics,  
 $T_C=150^\circ C$




Fig 3. Typical Transfer Characteristics








Fig 4. Normalized On-Resistance  
 Vs. Temperature

# IRFR9210, IRFU9210

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-54151736  
 胜特力电子(深圳) 86-755-83298787



[Http://www.100y.com.tw](http://www.100y.com.tw)






Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFR9210, IRFU9210



勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-54151736  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

**Appendix A:** Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1506

**Appendix B:** Package Outline Mechanical Drawing – See pages 1512, 1513

**Appendix C:** Part Marking Information – See page 1518

**Appendix D:** Tape & Reel Information – See page 1523

**International**  
**IR** Rectifier