


- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRLR110)
- Straight Lead (IRLU110)
- Available in Tape & Reel
- Logic-Level Gate Drive
- $R_{DS(on)}$ Specified at $V_{GS}=4V$ & $5V$




$V_{DSS} = 100V$
 $R_{DS(on)} = 0.54\Omega$
 $I_D = 4.3A$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



DATA SHEETS

Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 5.0 V$	4.3	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 5.0 V$	2.7	
I_{DM}	Pulsed Drain Current ①	17	
$P_D @ T_C = 25^\circ C$	Power Dissipation	25	W
$P_D @ T_A = 25^\circ C$	Power Dissipation (PCB Mount)**	2.5	
	Linear Derating Factor	0.20	W/ $^{\circ}C$
	Linear Derating Factor (PCB Mount)**	0.020	
V_{GS}	Gate-to-Source Voltage	± 10	V
E_{AS}	Single Pulse Avalanche Energy ②	100	mJ
I_{AR}	Avalanche Current ③	4.3	A
E_{AR}	Repetitive Avalanche Energy ①	2.5	mJ
dv/dt	Peak Diode Recovery dv/dt ④	5.5	V/ns
T_J, T_{STG}	Junction and Storage Temperature Range	-55 to +150	$^{\circ}C$
	Soldering Temperature, for 10 seconds	260 (1.6mm from case)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
R_{JC}	Junction-to-Case	—	—	5.0	$^{\circ}C/W$
R_{JA}	Junction-to-Ambient (PCB mount)**	—	—	50	
R_{JA}	Junction-to-Ambient	—	—	110	

** When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.12	—	$\text{V}/^\circ\text{C}$	Reference to 25°C , $I_D=1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.54	Ω	$V_{\text{GS}}=5.0\text{V}$, $I_D=2.6\text{A}$ ④
		—	—	0.76		$V_{\text{GS}}=4.0\text{V}$, $I_D=2.2\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{\text{DS}}=V_{\text{GS}}$, $I_D=250\mu\text{A}$
g_{fs}	Forward Transconductance	2.3	—	—	S	$V_{\text{DS}}=50\text{V}$, $I_D=2.6\text{A}$ ④
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{\text{DS}}=100\text{V}$, $V_{\text{GS}}=0\text{V}$
		—	—	250		$V_{\text{DS}}=80\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}}=10\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}}=-10\text{V}$
Q_g	Total Gate Charge	—	—	6.1	nC	$I_D=5.6\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	2.0		$V_{\text{DS}}=80\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	3.3		$V_{\text{GS}}=5.0\text{V}$ See Fig. 6 and 13 ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	9.3	—		$V_{\text{DD}}=50\text{V}$
t_r	Rise Time	—	47	—	ns	$I_D=5.6\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	16	—		$R_G=12\Omega$
t_f	Fall Time	—	17	—		$R_D=8.4\Omega$ See Figure 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L_s	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	250	—		
C_{oss}	Output Capacitance	—	80	—	pF	$V_{\text{GS}}=0\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	15	—		$V_{\text{DS}}=25\text{V}$ $f=1.0\text{MHz}$ See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	4.3	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	17		
V_{SD}	Diode Forward Voltage	—	—	2.5		$T_J=25^\circ\text{C}$, $I_S=4.3\text{A}$, $V_{\text{GS}}=0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	100	130		$T_J=25^\circ\text{C}$, $I_F=5.6\text{A}$ $dI/dt=100\text{A}/\mu\text{s}$ ④
Q_{rr}	Reverse Recovery Charge	—	0.50	0.65	μC	
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_s+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

③ $I_{\text{SD}} \leq 5.6\text{A}$, $dI/dt \leq 140\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 150^\circ\text{C}$

② $V_{\text{DD}}=25\text{V}$, starting $T_J=25^\circ\text{C}$, $L=8.1\text{mH}$
 $R_G=25\Omega$, $I_A=4.3\text{A}$ (See Figure 12)

④ Pulse width $\leq 300\ \mu\text{s}$; duty cycle $\leq 2\%$.

胜特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)




Fig 1. Typical Output Characteristics,
 $T_C = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_C = 150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
 Vs. Temperature

IRLR110, IRLU110

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-54151736
 胜特力电子(深圳) 86-755-83298787



[Http://www.100y.com.tw](http://www.100y.com.tw)




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing – See pages 1512, 1513

Appendix C: Part Marking Information – See page 1518

Appendix D: Tape & Reel Information – See page 1523

International
IR Rectifier