## 5－BIT PROGRAMMABLE SYNCHRONOUS BUCK，NON－SYNCHRO－ NOUS，ADJUSTABLE LDO AND 200mA ON－BOARD LDO <br> FEATURES DESCRIPTION

－Provides Single Chip Solution for Vcore，GTL＋， Clock Supply \＆3．3V Switcher On－Board
－Second switcher provides simple control for the on－board 3.3 V supply
－ 200 mA On－Board LDO Regulator
－Designed to meet Intel VRM 8.2 and 8.3 specifica－ tion for Pentium IITM
－On－Board DAC programs the output voltage from 1.3 V to 3.5 V
－Linear Regulator Controller On－Board for 1．5V GTL＋supply
－Loss－less Short Circuit Protection
－Synchronous Operation allows maximum efficiency
－Patented architecture allows fixed frequency operation as well as $100 \%$ duty cycle during dynamic load
－Minimum Part Count
－Soft－Start
－High current totem pole drivers for directly driving the external Power MOSFETs
－Power Good function monitors all outputs
－Over－Voltage Protection circuitry protects the switcher outputs and generates a fault output
－Thermal Shutdown

## APPLICATIONS

－Total Power Solution for Pentium II processor application

The IRU3007 controller IC is specifically designed to meet Intel specification for Pentium $I^{T M}$ microprocessor ap－ plications as well as the next generation of P6 family processors．The IRU3007 provides a single chip control－ ler IC for the Vcore，LDO controller for GTL＋and an internal 200 mA regulator for clock supply which are re－ quired for the Pentium II applications．It also contains a switching controller to convert 5 V to 3.3 V regulator for on－board applications that uses either AT type power supply or is desired not to rely on the ATX power supply＇s 3．3V output．These devices feature a patented topology that in combination with a few external components，as shown in the typical application circuit，will provide in excess of 14A of output current for an on－board DC／DC converter while automatically providing the right output voltage via the 5－bit internal DAC．The IRU3007 also fea－ tures，loss－less current sensing for both switchers by using the Ros（on）of the high－side power MOSFET as the sensing resistor，internal current limiting for the clock supply，a Power Good window comparator that switches its open collector output low when any one of the out－ puts is outside of a pre－programmed window．Other fea－ tures of the device are：Under－Voltage Lockout for both 5 V and 12 V supplies，an external programmable soft－ start function，programming the oscillator frequency via an external resistor，Over－Voltage Protection（OVP）cir－ cuitry for both switcher outputs and an internal thermal shutdown．

TYPICAL APPLICATION
Note：Pentium II and Pentium Pro are trademarks of Intel Corp．


Figure 1 －Typical application of IRU3007．

## PACKAGE ORDER INFORMATION

| TA $\left({ }^{\circ} \mathbf{C}\right)$ | DEVICE | PACKAGE |
| :--- | :---: | :---: |
| 0 To 70 | IRU3007CW | 28－pin Plastic SOIC WB（W） |

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－54151736
胜特力电子（深圳）86－755－83298787
Http：／／www． $100 y$ ．com．tw

## ABSOLUTE MAXIMUM RATINGS

V5 Supply Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．7V
V12 Supply Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．20V
Storage Temperature Range ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$-65^{\circ} \mathrm{C}$ To $150^{\circ} \mathrm{C}$
Operating Junction Temperature Range ．．．．．．．．．．．．．．．．．．．．． $0^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

## PACKAGE INFORMATION

## 28－PIN WIDE BODY PLASTIC SOIC（W）



## ELECTRICAL SPECIFICATIONS

Unless otherwise specified，these specifications apply over $\mathrm{V} 12=12 \mathrm{~V}, \mathrm{~V} 5=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ ．Typical values refer to $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ．Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature．

| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply UVLO Section |  |  |  |  |  |  |
| UVLO Threshold－12V |  | Supply Ramping Up |  | 10 |  | V |
| UVLO Hysteresis－12V |  |  |  | 0.4 |  | V |
| UVLO Threshold－5V |  | Supply Ramping Up |  | 4.3 |  | V |
| UVLO Hysteresis－5V |  |  |  | 0.3 |  | V |
| Supply Current |  |  |  |  |  |  |
| Operating Supply Current |  | $\begin{array}{\|l} \text { V12 } \\ \text { V5 } \end{array}$ |  | $\begin{gathered} 6 \\ 30 \\ \hline \end{gathered}$ |  | mA |
| Switching Controllers；Vcore | 1） | I／O（Vout2） |  |  |  |  |
| VID Section（Vcore only） |  |  |  |  |  |  |
| DAC Output Voltage（Note 1） |  |  | 0．99Vs | Vs | 1.01 Vs | V |
| DAC Output Line Regulation |  |  |  | 0.1 |  | \％ |
| DAC Output Temp Variation |  |  |  | 0.5 |  | \％ |
| VID Input LO |  |  |  |  | 0.8 | V |
| VID Input HI |  |  | 2 |  |  | V |
| VID Input Internal Pull－Up |  |  | 27 |  |  | K $\Omega$ |
| Resistor to V5 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {FB2 }}$ Voltage |  |  |  | 2 |  | V |
| Oscillator Section（Internal） |  |  |  |  |  | KHz |
| Osc Frequency |  | Rt＝Open |  | 200 |  |  |

IRU3007

| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error Comparator Section Input Bias Current |  |  |  |  | 2 | $\mu \mathrm{A}$ |
| Input Offset Voltage |  |  | －2 |  | ＋2 | mV |
| Delay to Output |  | VIIFF $=10 \mathrm{mV}$ |  |  | 100 | ns |
| Current Limit Section CS Threshold Set Current |  |  |  | 200 |  | $\mu \mathrm{A}$ |
| CS Comp Offset Voltage |  |  | －5 |  | ＋5 | mV |
| Hiccup Duty Cycle |  | Css $=0.1 \mu \mathrm{~F}$ |  | 10 |  | \％ |
| Output Drivers Section Rise Time |  | $\mathrm{CL}=3000 \mathrm{pF}$ |  | 70 |  | ns |
| Fall Time |  | $\mathrm{C}=3000 \mathrm{pF}$ |  | 70 |  | ns |
| Dead Band Time Between High Side and Synch Drive （Vcore Switcher Only） |  | C L＝3000pF |  | 200 |  | ns |
| 2．5V Regulator（Vout4） <br> Reference Voltage | Vo4 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {out }} 4=\mathrm{Fb} 4$ |  | 1.260 |  | V |
| Reference Voltage |  |  |  | 1.260 |  | V |
| Dropout Voltage |  | $\mathrm{lo}=200 \mathrm{~mA}$ |  | 0.6 |  | V |
| Load Regulation |  | 1 mA ＜lo＜200mA |  | 0.5 |  | \％ |
| Line Regulation |  | $3.1 \mathrm{~V}<\mathrm{V}_{10} 0<4 \mathrm{~V}, \mathrm{~V}_{\mathrm{o}}=2.5 \mathrm{~V}$ |  | 0.2 |  | \％ |
| Input Bias Current |  |  |  |  | 2 | $\mu \mathrm{A}$ |
| Output Current |  |  | 200 |  |  | mA |
| Current Limit |  |  | 300 |  |  | mA |
| Thermal Shutdown |  |  |  | 145 |  | ${ }^{\circ} \mathrm{C}$ |
| 1．5V Regulator（Vout3） |  |  |  |  |  |  |
| Reference Voltage | Vo3 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ，Gate3＝Fb3 |  | 1.260 |  | V |
| Reference Voltage |  |  |  | 1.260 |  | V |
| Input Bias Current |  |  |  |  | 2 | $\mu \mathrm{A}$ |
| Output Drive Current |  |  | 50 |  |  | mA |
| Power Good Section |  |  |  |  |  |  |
| Core UV Lower Trip Point |  | $\mathrm{V}_{\text {sen }} 1$ Ramping Down |  | 0.90 Vs |  | V |
| Core UV Upper Trip Point |  | V Sen 1 Ramping Up |  | 0.92 Vs |  | V |
| Core UV Hysteresis |  |  |  | 0.02 Vs |  | V |
| Core OV Upper Trip Point |  | $\mathrm{V}_{\text {SEN }} 1$ Ramping Up |  | 1.10 Vs |  | V |
| Core OV Lower Trip Point |  | $\mathrm{V}_{\text {SEN }} 1$ Ramping Down |  | 1.08 Vs |  | V |
| Core OV Hysteresis |  |  |  | 0.02 Vs |  | V |
| I／O UV lower trip point |  | $\mathrm{V}_{\text {sen }} 2$ Ramping Down |  | 2.4 |  | V |
| ／／O UV Upper Trip Point |  | Vsen2 Ramping Up |  | 2.6 |  | V |
| Fb4 Lower Trip Point |  | Fb4 Ramping Down |  | 0.95 |  | V |
| Fb4 Upper Trip Point |  | Fb4 Ramping Up |  | 1.05 |  | V |
| Fb3 Lower Trip Point |  | Fb3 Ramping Down |  | 0.95 |  | V |
| Fb3 Upper Trip Point |  | Fb3 Ramping Up |  | 1.05 |  | V |
| Power Good Output LO |  | $\mathrm{R}=3 \mathrm{~mA}$ |  | 0.4 |  | V |
| Power Good Output HI |  | RL＝5K Pull Up to 5V |  | 4.8 |  | V |
| Fault（Over－Voltage）Section Core OV Upper Trip Point |  | Vsen 1 Ramping Up |  | 1.17 Vs |  | V |
| Core OV Lower Trip Point |  | $\mathrm{V}_{\text {sen }} 1$ Ramping Down |  | 1.15 Vs |  | V |
| Soft－Start Section Pull－Up Resistor to 5 V |  | OCSet＝0V，Phase＝5V |  | 23 |  | K $\Omega$ |
| ／／O OV Upper Trip Point |  | $\mathrm{V}_{\text {sen }} 2$ Ramping Up |  | 4.3 |  | V |
| I／O OV Lower Trip Point |  | $\mathrm{V}_{\text {sen }}$ 2 Ramping Down |  | 4.2 |  | V |
| Fault Output HI |  | $\mathrm{l}=3 \mathrm{~mA}$ |  | 10 |  | V |

Note 1：Vs refers to the set point voltage given in Table 1

| D4 | D3 | D2 | D1 | D0 | Vs |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1.30 |
| 0 | 1 | 1 | 1 | 0 | 1.35 |
| 0 | 1 | 1 | 0 | 1 | 1.40 |
| 0 | 1 | 1 | 0 | 0 | 1.45 |
| 0 | 1 | 0 | 1 | 1 | 1.50 |
| 0 | 1 | 0 | 1 | 0 | 1.55 |
| 0 | 1 | 0 | 0 | 1 | 1.60 |
| 0 | 1 | 0 | 0 | 0 | 1.65 |
| 0 | 0 | 1 | 1 | 1 | 1.70 |
| 0 | 0 | 1 | 1 | 0 | 1.75 |
| 0 | 0 | 1 | 0 | 1 | 1.80 |
| 0 | 0 | 1 | 0 | 0 | 1.85 |
| 0 | 0 | 0 | 1 | 1 | 1.90 |
| 0 | 0 | 0 | 1 | 0 | 1.95 |
| 0 | 0 | 0 | 0 | 1 | 2.00 |
| 0 | 0 | 0 | 0 | 0 | 2.05 |


| D4 | D3 | D2 | D1 | D0 | Vs |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 2.0 |
| 1 | 1 | 1 | 1 | 0 | 2.1 |
| 1 | 1 | 1 | 0 | 1 | 2.2 |
| 1 | 1 | 1 | 0 | 0 | 2.3 |
| 1 | 1 | 0 | 1 | 1 | 2.4 |
| 1 | 1 | 0 | 1 | 0 | 2.5 |
| 1 | 1 | 0 | 0 | 1 | 2.6 |
| 1 | 1 | 0 | 0 | 0 | 2.7 |
| 1 | 0 | 1 | 1 | 1 | 2.8 |
| 1 | 0 | 1 | 1 | 0 | 2.9 |
| 1 | 0 | 1 | 0 | 1 | 3.0 |
| 1 | 0 | 1 | 0 | 0 | 3.1 |
| 1 | 0 | 0 | 1 | 1 | 3.2 |
| 1 | 0 | 0 | 1 | 0 | 3.3 |
| 1 | 0 | 0 | 0 | 1 | 3.4 |
| 1 | 0 | 0 | 0 | 0 | 3.5 |

Table 1 －Set point voltage vs．VID codes

## PIN DESCRIPTIONS

| PIN\＃ | PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: | :--- |
| 1 | UGate2 | Output driver for the high－side power MOSFET for the I／O supply． |
| 2 | Phase2 | This pin is connected to the Source of the power MOSFET for the I／O supply and it <br> provides the negative sensing for the internal current sensing circuitry． |
| 3 | VID4 | This pin selects a range of output voltages for the DAC．When in the LO state the range <br> is 1.3 V to 2.05 V and when it switches to HI state the range is 2.0 V to 3.5 V ．This pin is <br> TTL compatible that realizes a logic＂1＂as either HI or Open．When left open，this pin is <br> pulled up internally by a 27K $\Omega$ resistor to 5 V supply． |
| 4 | VID3 | MSB input to the DAC that programs the output voltage．This pin is TTL compatible that <br> realizes a logic＂1＂as either HI or Open．When left open，this pin is pulled up internally by <br> a $27 \mathrm{~K} \Omega$ resistor to 5 V supply． |
| 5 | VID2 | Input to the DAC that programs the output voltage．This pin is TTL compatible that real－ <br> izes a logic＂1＂as either HI or Open．When left open，this pin is pulled up internally by a <br> $27 \mathrm{~K} \Omega$ resistor to 5 V supply． |
| 6 | VID1 | Input to the DAC that programs the output voltage．This pin is TTL compatible that real－ <br> izes a logic＂1＂as either HI or Open．When left open，this pin is pulled up internally by a <br> $27 \mathrm{~K} \Omega$ resistor to 5 V supply． |
| 8 | PGood | LSB input to the DAC that programs the output voltage．This pin is TTL compatible that <br> realizes a logic＂1＂as either HI or Open．When left open，this pin is pulled up internally by <br> a 27K $\Omega$ resistor to 5 V supply． |
| 9 | This pin is an open collector output that switches LO when any of the outputs are outside <br> of the specified under voltage trip point．It also switches low when Vsen 1 pin is more than <br> $10 \%$ above the DAC voltage setting． |  |
| OCSet2 | This pin is connected to the Drain of the power MOSFET of the I／O supply and it provides <br> the positive sensing for the internal current sensing circuitry．An external resistor pro－ <br> grams the CS threshold depending on the Ros of the power MOSFET．An external ca－ <br> pacitor is placed in parallel with the programming resistor to provide high frequency noise <br> filtering． |  |

Http：／／www． 100 y．com．tw

| PIN\＃ | PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: | :---: |
| 10 | Fb2 | This pin provides the feedback for the non－synchronous switching regulator．A resistor divider is connected from this pin to Vout2 and ground that sets the output voltage．The value of the resistor connected from Vout2 to Fb2 must be less than $100 \Omega$. |
| 11 | V5 | 5 V supply voltage．A high frequency capacitor（ 0.1 to $1 \mu \mathrm{~F}$ ）must be placed close to this pin and connected from this pin to the ground plane for noise free operation． |
| 12 | SS | This pin provides the soft－start for the 2 switching regulators．An internal resistor charges an external capacitor that is connected from 5 V supply to this pin which ramps up the outputs of the switching regulators，preventing the outputs from overshooting as well as limiting the input current．The second function of the Soft－Start cap is to provide long off time（HICCUP）for the synchronous MOSFET during current limiting． |
| 13 | Fault／Rt | This pin has dual function．It acts as an output of the OVP circuitry or it can be used to program the frequency using an external resistor．When used as a fault detector，if any of the switcher outputs exceed the OVP trip point，the Fault pin switches to 12 V and the soft－start cap is discharged．If the Fault pin is to be connected to any external circuitry， it needs to be buffered as shown in the application circuit． |
| 14 | Fb4 | This pin provides the feedback for the internal LDO regulator that its output is Vout4． |
| 15 | Vsen2 | This pin is connected to the output of the $\mathrm{I} / \mathrm{O}$ switching regulator．It is an input that provides sensing for the Under／Over－voltage circuitry for the I／O supply as well as the power for the internal LDO regulator． |
| 16 | Vout4 | This pin is the output of the internal LDO regulator． |
| 17 | Gnd | This pin serves as the ground pin and must be connected directly to the ground plane． |
| 18 | Gate3 | This pin controls the gate of an external transistor for the 1．5V GTL＋linear regulator． |
| 19 | Fb3 | This pin provides the feedback for the linear regulator that its output drive is Gate3． |
| 20 | NC | No connection． |
| 21 | Fb1 | This pin provides the feedback for the synchronous switching regulator．Typically this pin can be connected directly to the output of the switching regulator．However，a resistor divider is recommended to be connected from this pin to Vout1 and ground to adjust the output voltage for any drop in the output voltage that is caused by the trace resistance． The value of the resistor connected from Vout1 to Fb1 must be less than $100 \Omega$. |
| 22 | $V_{\text {sen }} 1$ | This pin is internally connected to the undervoltage and overvoltage comparators sensing the Vcore status．It must be connected directly to the Vcore supply． |
| 23 | OCSet1 | This pin is connected to the Drain of the power MOSFET of the Core supply and it provides the positive sensing for the internal current sensing circuitry．An external resis－ tor programs the CS threshold depending on the Ros of the power MOSFET．An external capacitor is placed in parallel with the programming resistor to provide high frequency noise filtering． |
| 24 | PGnd | This pin serves as the Power ground pin and must be connected directly to the ground plane close to the source of the synchronous MOSFET．A high frequency capacitor （typically $1 \mu \mathrm{~F}$ ）must be connected from V12 pin to this pin for noise free operation． |
| 25 | LGate1 | Output driver for the synchronous power MOSFET for the Core supply． |
| 26 | Phase1 | This pin is connected to the Source of the power MOSFET for the Core supply and it provides the negative sensing for the internal current sensing circuitry． |
| 27 | UGate1 | Output driver for the high－side power MOSFET for the Core supply． |
| 28 | V12 | This pin is connected to the 12 V supply and serves as the power Vcc pin for the output drivers．A high frequency capacitor（typically $1 \mu \mathrm{~F}$ ）must be placed close to this pin and PGnd pin and be connected directly from this pin to the ground plane for noise free operation． |

International IsR Rectifier BLOCK DIAGRAM


Figure 2 －Simplified block diagram of the IRU3007．

勝 特 力 材 料 886－3－5753170

Http：／／www．100y．com．tw

TYPICAL APPLICATION


Figure 3 －Typical application of IRU3007 for an on－board DC－DC converter providing power for the Vcore，GTL＋，Clock supply as well as an on－board 3．3V I／O supply for the Deschutes and the next generation processor applications．

IRU3007 APPLICATION PARTS LIST

| Ref Desig | Description | Qty | Part \＃ | Manuf |
| :---: | :---: | :---: | :---: | :---: |
| Q1 | MOSFET | 1 | IRL3103S，TO－263 package | IR |
| Q2 | MOSFET | 1 | IRLR024，TO－252 package | IR |
| Q3 | MOSFET | 1 | IRL3103S，TO－263 package | IR |
| Q4 | MOSFET with Schottky | 1 | IRL3103D1S，TO－263 package | IR |
| D1 | Diode | 1 | MBRB1035，TO－263 package | IR |
| L1 | Inductor | 1 | $\mathrm{L}=1 \mu \mathrm{H}, 5052$ core with 4 turns of 1.0 mm wire | Micro Metal |
| L2 | Inductor | 1 | $\mathrm{L}=4.7 \mu \mathrm{H}, 5052$ core with 11 turns of 1.0 mm wire | Micro Metal |
| L3 | Inductor | 1 | $\mathrm{L}=2.7 \mu \mathrm{H}, 5052 \mathrm{~B}$ core with 7 turns of 1.2 mm wire | Micro Metal |
| C1 | Capacitor，Electrolytic | 2 | 6MV1500GX，1500 ${ }^{\text {FF，} 6.3 \mathrm{~V}}$ | Sanyo |
| C2 | Capacitor，Electrolytic | 1 | 10MV470GX，470 $\mu$ F，10V | Sanyo |
| C3 | Capacitor，Electrolytic | 1 | 10MV1200GX，1200～F，10V | Sanyo |
| C4， 13 | Capacitor，Ceramic | 2 | 1000pF， 0603 |  |
| C5， 10 | Capacitor，Ceramic | 2 | 220pF， 0603 |  |
| C8 | Capacitor，Ceramic | 1 | $1 \mu \mathrm{~F}, 0805$ |  |
| C9，15， 19 | Capacitor，Ceramic | 3 | $1 \mu \mathrm{~F}, 0603$ |  |
| C14 | Capacitor，Electrolytic | 2 | 10MV1200GX，1200 FF，10V | Sanyo |
| C16 | Capacitor，Electrolytic | 6 | 6MV1500GX，1500 $\mathrm{\mu}$ F，6．3V | Sanyo |
| C17 | Capacitor，Electrolytic | 1 | 6MV1000GX，1000 $\mathrm{\mu}$ F，6．3V | Sanyo |
| C18 | Capacitor，Electrolytic | 1 | 6MV150GX，150 $\mathrm{FF}, 6.3 \mathrm{~V}$ | Sanyo |
| $\begin{aligned} & \mathrm{R} 1,5,13, \\ & 14 \end{aligned}$ | Resistor | 4 | 4．7S，5\％， 1206 |  |
| R2 | Resistor | 1 | 75，，1\％， 0603 |  |
| R3，6，7， 8 | Resistor | 4 | 100 ，1\％， 0603 |  |
| R5 | Resistor | 1 |  |  |
| R9 | Resistor | 1 | $1.5 \mathrm{~K} \Omega, 5 \%, 0603$ |  |
| R10 | Resistor | 1 | 10，，5\％， 1206 |  |
| R12 | Resistor | 1 | 3．3K $\Omega$ ，5\％， 0603 |  |
| R16，17， 21 | Resistor | 3 | 2．2K $\Omega, 1 \%, 0603$ |  |
| R19 | Resistor | 1 | 220K，，1\％， 0603 |  |
| R22 | Resistor | 1 | 10ת，5\％， 0603 |  |

## TYPICAL APPLICATION

（Dual Layout with HIP6019）


Figure 4 －Typical application of IRU3007 in a dual layout with HIP6019 for an on－board DC－DC converter providing power for the Vcore，GTL＋，Clock supply as well as an on－board 3.3 V I／O supply for the Deschutes and the next generation processor application．

Components that need to be modified to make the dual layout work for HIP6019 and IRU3007：

| Part \＃ | R4 | R11 | R18 | C6 | C7 | C9 | C11 | C12 | C19 | C20 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIP6019 | V | O | V | V | V | O | V | V | O | V |
| IRU3007 | O | S | O | O | O | V | O | O | V | O |

S－Short O－Open V－See IR or Harris parts list for the value
Table 2 －Dual layout component table．

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－54151736胜特力电子（深圳）86－755－83298787

Http：／／www．100y．com．tw

International IER Rectifier

## IRU3007 APPLICATION PARTS LIST

Dual Layout with HIP6019

| Ref Desig | Description | Qty | Part \＃ | Manuf |
| :---: | :---: | :---: | :---: | :---: |
| Q1 | MOSFET | 1 | IRL3103S，TO－263 package | IR |
| Q2 | MOSFET | 1 | IRLR024，TO－252 package | IR |
| Q3 | MOSFET | 1 | IRL3103S，TO－263 package | IR |
| Q4 | MOSFET with Schottky | 1 | IRL3103D1S，TO－263 package | IR |
| D1 | Diode | 1 | MBRB1035，TO－263 package | IR |
| L1 | Inductor | 1 | $\mathrm{L}=1 \mu \mathrm{H}, 5052$ core with 4 turns of 1.0 mm wire | Micro Metal |
| L2 | Inductor | 1 | $\mathrm{L}=4.7 \mu \mathrm{H}, 5052$ core with 11 turns of 1.0 mm wire | Micro Metal |
| L3 | Inductor | 1 | $\mathrm{L}=2.7 \mu \mathrm{H}, 5052 \mathrm{~B}$ core with 7 turns of 1.2 mm wire | Micro Metal |
| C1 | Capacitor，Electrolytic | 2 | 6MV1500GX，1500 $/ \mathrm{F}$ ，6．3V | Sanyo |
| C2 | Capacitor，Electrolytic | 1 | 10MV470GX，470 $\mu \mathrm{F}, 10 \mathrm{~V}$ | Sanyo |
| C3 | Capacitor，Electrolytic | 1 | 10MV1200GX，1200رF，10V | Sanyo |
| C4， 13 | Capacitor，Ceramic | 2 | 1000pF， 0603 |  |
| C5， 10 | Capacitor，Ceramic | 2 | 220pF， 0603 |  |
| $\begin{aligned} & \text { C6,7,11,12 } \\ & 20 \end{aligned}$ | Capacitor，Ceramic | 5 | See Table 2，dual layout component $0603 \times 5$ |  |
| C8 | Capacitor，Ceramic | 1 | $1 \mu \mathrm{~F}, 0805$ |  |
| C9，15，19 | Capacitor，Ceramic | 3 | $1 \mu \mathrm{~F}, 0603$ |  |
| C14 | Capacitor，Electrolytic | 2 | 10MV1200GX，1200 F F，10V | Sanyo |
| C16 | Capacitor，Electrolytic | 6 | 6MV1500GX，1500 F ，6．3V | Sanyo |
| C17 | Capacitor，Electrolytic | 1 | 6MV1000GX，1000 $\mu \mathrm{F}, 6.3 \mathrm{~V}$ | Sanyo |
| C18 | Capacitor，Electrolytic | 1 | 6MV150GX，150 F F，6．3V | Sanyo |
| $\begin{aligned} & \hline \mathrm{R} 1,13,14 \\ & 15 \end{aligned}$ | Resistor | 4 | 4．7 ${ }^{\text {，}} 5 \%$ ， 1206 |  |
| R2 | Resistor | 1 | 75ת，1\％， 0603 |  |
| R3，6，7，8 | Resistor | 4 | 100 ，1\％， 0603 |  |
| R4， 18 | Resistor | 2 | See Table 2，dual layout component $0603 \times 2$ |  |
| R5 | Resistor | 1 |  |  |
| R9 | Resistor | 1 | $1.5 \mathrm{~K} \Omega, 5 \%, 0603$ |  |
| R10 | Resistor | 1 | 10ת，5\％， 1206 |  |
| R11 | Resistor | 1 | 0， 0603 |  |
| R12 | Resistor | 1 | 3．3K $\Omega, 5 \%$ ， 0603 |  |
| R16，17，21 | Resistor | 3 | 2．2K $\Omega, 1 \%, 0603$ |  |
| R19 | Resistor | 1 | 220K $\Omega$ ，1\％， 0603 |  |
| R22 | Resistor | 1 | 10ת，5\％， 0603 |  |

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－54151736胜特力电子（深圳）86－755－83298787

Http：／／www． 100 y ．com．tw

## APPLICATION INFORMATION

An example of how to calculate the components for the application circuit is given below．

Assuming，two set of output conditions that this regula－ tor must meet for Vcore：
a） $\mathrm{Vo}=2.8 \mathrm{~V}, \mathrm{I} \mathrm{O}=14.2 \mathrm{~A}, \Delta \mathrm{Vo}=185 \mathrm{mV}, \Delta \mathrm{lo}=14.2 \mathrm{~A}$
b） $\mathrm{Vo}=2 \mathrm{~V}, \mathrm{Io}=14.2 \mathrm{~A}, \Delta \mathrm{Vo}=140 \mathrm{mV}, \Delta \mathrm{IO}=14.2 \mathrm{~A}$
Also，the on－board 3.3 V supply must be able to provide 10 A load current and maintain less than $\pm 5 \%$ total out－ put voltage variation．

The regulator design will be done such that it meets the worst case requirement of each condition．

## Output Capacitor Selection

## Vcore

The first step is to select the output capacitor．This is done primarily by selecting the maximum ESR value that meets the transient voltage budget of the total $\Delta \mathrm{Vo}$ specification．Assuming that the regulators DC initial accuracy plus the output ripple is $2 \%$ of the output volt－ age，then the maximum ESR of the output capacitor is calculated as：

$$
\mathrm{ESR} \leq \frac{100}{14.2}=7 \mathrm{~m} \Omega
$$

The Sanyo MVGX series is a good choice to achieve both the price and performance goals．The 6MV1500GX， $1500 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ has an ESR of less than $36 \mathrm{~m} \Omega$ typical． Selecting 6 of these capacitors in parallel has an ESR of $\approx 6 \mathrm{~m} \Omega$ which achieves our low ESR goal．

Other type of Electrolytic capacitors from other manu－ facturers to consider are the Panasonic FA series or the Nichicon PL series．

## 3．3V supply

For the 3.3 V supply，since there is not a fast transient requirement， 2 of the $1500 \mu \mathrm{~F}$ capacitors is sufficient．

## Reducing the Output Capacitors Using Voltage Level Shifting Technique

The trace resistance or an external resistor from the output of the switching regulator to the Slot 1 can be used to the circuit advantage and possibly reduce the number of output capacitors，by level shifting the DC regulation point when transitioning from light load to full load and vice versa．To accomplish this，the output of the regulator is typically set about half the DC drop that results from
light load to full load．For example，if the total resistance from the output capacitors to the Slot 1 and back to the Gnd pin of the IRU3007 is $5 \mathrm{~m} \Omega$ and if the total $\Delta I$ ，the change from light load to full load is 14A，then the output voltage measured at the top of the resistor divider which is also connected to the output capacitors in this case， must be set at half of the 70 mV or 35 mV higher than the DAC voltage setting．This intentional voltage level shift－ ing during the load transient eases the requirement for the output capacitor ESR at the cost of load regulation． One can show that the new ESR requirement eases up by half the total trace resistance．For example，if the ESR requirement of the output capacitors without volt－ age level shifting must be $7 \mathrm{~m} \Omega$ then after level shifting the new ESR will only need to be $8.5 \mathrm{~m} \Omega$ if the trace resistance is $5 \mathrm{~m} \Omega(7+5 / 2=9.5)$ ．However，one must be careful that the combined＂voltage level shifting＂and the transient response is still within the maximum tolerance of the Intel specification．To insure this，the maximum trace resistance must be less than：

$$
\begin{aligned}
& \mathrm{Rs} \leq 2 \times \frac{(\mathrm{Vspec}-0.02 \times \mathrm{Vo}-\Delta \mathrm{Vo})}{\Delta \mathrm{I}} \\
& \text { Where }: \\
& \mathrm{Rs}=\text { Total maximum trace resistance allowed } \\
& \text { Vspec = Intel total voltage spec } \\
& \text { Vo = Output voltage } \\
& \Delta \mathrm{Vo}=\text { Output ripple voltage } \\
& \Delta I=\text { load current step }
\end{aligned}
$$

For example，assuming：
Vspec $= \pm 140 \mathrm{mV}= \pm 0.1 \mathrm{~V}$ for 2 V output
$\mathrm{Vo}=2 \mathrm{~V}$
$\Delta \mathrm{Vo}=$ assume $10 \mathrm{mV}=0.01 \mathrm{~V}$
$\Delta I=14.2 \mathrm{~A}$

Then the Rs is calculated to be：

$$
R s \leq 2 \times \frac{(0.140-0.02 \times 2-0.01)}{14.2}=12.6 \mathrm{~m} \Omega
$$

However，if a resistor of this value is used，the maximum power dissipated in the trace（or if an external resistor is being used）must also be considered．For example if $R s=12.6 \mathrm{~m} \Omega$ ，the power dissipated is：

$$
\mathrm{lo}^{2} \times \mathrm{Rs}=14.2^{2} \times 12.6=2.54 \mathrm{~W}
$$

This is a lot of power to be dissipated in a system．So，if the $R s=5 \mathrm{~m} \Omega$ ，then the power dissipated is about 1 W ， which is much more acceptable．If level shifting is not implemented，then the maximum output capacitor ESR was shown previously to be $7 \mathrm{~m} \Omega$ which translated to $\approx 6$
of the $1500 \mu F, 6 M V 1500 G X$ type Sanyo capacitors．With Rs $=5 \mathrm{~m} \Omega$ ，the maximum ESR becomes $9.5 \mathrm{~m} \Omega$ which is equivalent to $\approx 4$ caps．Another important consideration is that if a trace is being used to implement the resistor， the power dissipated by the trace increases the case temperature of the output capacitors which could seri－ ously affect the life span of the output capacitors．

## Output Inductor Selection

The output inductance must be selected such that un－ der low line and the maximum output voltage condition， the inductor current slope times the output capacitor ESR is ramping up faster than the capacitor voltage is drooping during a load current step．However，if the in－ ductor is made too small，the output ripple current and ripple voltage will become too large．One solution to bring the ripple current down is to increase the switching fre－ quency，however that will be at the cost of reduced effi－ ciency and higher system cost．The following set of for－ mulas are derived to achieve optimum performance with－ out many design iterations．

The maximum output inductance is calculated using the following equation：

$$
\mathrm{L}=\mathrm{ESR} \times \mathrm{C} \times \frac{\left(\mathrm{V}_{\text {IN(MIN) }}-\mathrm{Vo}_{\text {(MAX })}\right)}{(2 \times \Delta \mathrm{I})}
$$

Where：
$\mathrm{V}_{\text {IN（MIN）}}=$ Minimum input voltage
For $\mathrm{Vo}=2.8 \mathrm{~V}$ and $\Delta \mathrm{I}=14.2 \mathrm{~A}$ ，we get：

$$
L=0.006 \times 9000 \times \frac{(4.75-2.8)}{(2 \times 14.2)}=3.7 \mu \mathrm{H}
$$

Assuming that the programmed switching frequency is set at 200 KHz ，an inductor is designed using the Micrometals＇powder iron core material．The summary of the design is outlined below：

The selected core material is Powder Iron，the selected core is T50－52D from Micro Metal wound with 8 turns of \＃16 AWG wire，resulting in $3 \mu \mathrm{H}$ inductance with $\approx 3 \mathrm{~m} \Omega$ of $D C$ resistance．

Assuming $\mathrm{L}=3 \mu \mathrm{H}$ and $\mathrm{Fsw}=200 \mathrm{KHz}$（switching fre－ quency），the inductor ripple current and the output ripple voltage is calculated using the following set of equations：

[^0]\[

$$
\begin{aligned}
& T=1 / \text { Fsw } \\
& \text { Vsw }=V \text { sync }=l o \times \text { Ros } \\
& D \approx(\text { Vo }+ \text { Vsync }) /(\text { Vin }-V s w+V \text { sync }) \\
& \text { Ton }=D \times T \\
& \text { TofF }=T-\text { Ton } \\
& \Delta I r=(V o+V \text { sync }) \times \text { Toff } / L \\
& \Delta V o=\Delta I r \times E S R
\end{aligned}
$$
\]

In our example for $\mathrm{Vo}=2.8 \mathrm{~V}$ and 14．2 A load，assuming IRL3103 MOSFET for both switches with maximum on resistance of $19 \mathrm{~m} \Omega$ ，we have：

$$
\begin{aligned}
& \mathrm{T}=1 / 200000=5 \mu \mathrm{~s} \\
& \mathrm{Vsw}=\mathrm{V} \text { sync }=14.2 \times 0.019=0.27 \mathrm{~V} \\
& \mathrm{D} \approx(2.8+0.27) /(5-0.27+0.27)=0.61 \\
& \text { Ton }=0.61 \times 5=3.1 \mu \mathrm{~s} \\
& \text { Toff }=5-3.1=1.9 \mu \mathrm{~s} \\
& \Delta \mathrm{Ir}=(2.8+0.27) \times 1.9 / 3=1.94 \mathrm{~A} \\
& \Delta \mathrm{Vo}=1.94 \times 0.006=0.011 \mathrm{~V}=11 \mathrm{mV}
\end{aligned}
$$

## Power Component Selection

 VcoreAssuming IRL3103 MOSFETs as power components， we will calculate the maximum power dissipation as fol－ lows：

For high side switch the maximum power dissipation happens at maximum Vo and maximum duty cycle．

$$
\begin{aligned}
& \mathrm{Dmax}^{\approx}(2.8+0.27) /(4.75-0.27+0.27)=0.65 \\
& \mathrm{PDH}^{2}=\operatorname{Dmax} \times 1 \mathrm{lo}^{2} \times \text { Ros(MAX) } \\
& \mathrm{PDH}^{2}=0.65 \times 14.2^{2} \times 0.029=3.8 \mathrm{~W}
\end{aligned}
$$

Ros（MAX）＝Maximum Ros（ON）of the MOSFET at $125^{\circ} \mathrm{C}$ For synch MOSFET，maximum power dissipation hap－ pens at minimum Vo and minimum duty cycle．

$$
\begin{aligned}
& \operatorname{Din} \approx(2+0.27) /(5.25-0.27+0.27)=0.43 \\
& \text { PDS }=(1-\text { Dmin }) \times 10^{2} \times \text { RDS(MAx) } \\
& \text { PDS }=(1-0.43) \times 14.2^{2} \times 0.029=3.33 \mathrm{~W}
\end{aligned}
$$

### 3.3 V Supply

Again，for high side switch the maximum power dissipa－ tion happens at maximum Vo and maximum duty cycle． The duty cycle equation for non synchronous replaces the forward voltage of the diode with the Synch MOSFET on voltage．In equations below：

$$
\begin{aligned}
& \mathrm{Vf}=0.5 \mathrm{~V} \\
& \mathrm{Dmax}^{2} \approx(3.3+0.5) /(4.75-0.27+0.5)=0.76
\end{aligned}
$$

$$
\begin{aligned}
& P_{D H}=\operatorname{DMAX} \times \mathrm{IO}^{2} \times \operatorname{RDS}(\text { MAX }) \\
& \mathrm{P}_{\mathrm{DH}}=0.76 \times 10^{2} \times 0.029=2.21 \mathrm{~W}
\end{aligned}
$$

$\operatorname{Rds}(\max )=$ Maximum Rds（on）of the MOSFET at $125^{\circ} \mathrm{C}$
For diode，the maximum power dissipation happens at minimum Vo and minimum duty cycle．

$$
\begin{aligned}
& \mathrm{Dmin}^{\approx}(3.3+0.5) /(5.25-0.27+0.5)=0.69 \\
& P_{\text {dd }}=\left(1-\text { Dmin }^{\prime}\right) \times \mathrm{lo} \times \mathrm{Vf} \\
& P_{D D}=(1-0.69) \times 10 \times 0.5=1.55 \mathrm{~W}
\end{aligned}
$$

## Switcher Current Limit Protection

The IRU3007 uses the MOSFET Rds（on）as the sensing resistor to sense the MOSFET current and compares to a programmed voltage which is set externally via a re－ sistor（Rcs）placed between the drain of the MOSFET and the＂CS＋＂terminal of the IC as shown in the appli－ cation circuit．

For example，if the desired current limit point is set to be 22A for the synchronous and 16A for the non syn－ chronous，and from our previous selection，the maxi－ mum MOSFET Ros（on）＝19mW，then the current sense resistor Rcs is calculated as：

## Vcore

$\mathrm{Vcs}=\mathrm{IcL} \times$ Rds $=22 \times 0.019=0.418 \mathrm{~V}$
Rcs $=\mathrm{Vcs} / \mathrm{I}_{\mathrm{B}}=(0.418 \mathrm{~V}) /(200 \mu \mathrm{~A})=2.1 \mathrm{~K} \Omega$
Where：
$\mathrm{I}_{\mathrm{B}}=200 \mu \mathrm{~A}$ is the internal current setting of the IRU3007

## 3．3V supply

$$
\begin{aligned}
& \mathrm{Vcs}=\mathrm{I}_{\mathrm{cL}} \times \mathrm{R}_{\mathrm{Ds}}=16 \times 0.019=0.3 \mathrm{~V} \\
& \mathrm{Rcs}=\mathrm{Vcs} / \mathrm{I}_{\mathrm{B}}=(0.3 \mathrm{~V}) /(200 \mu \mathrm{~A})=1.50 \mathrm{~K} \Omega
\end{aligned}
$$

## 1．5V，GTL＋Supply LDO Power MOSFET Selection

 The first step in selecting the power MOSFET for the 1.5 V linear regulator is to select its maximum $\operatorname{RDS(ON)~of~}$ the pass transistor based on the input to output Dropout voltage and the maximum load current．For $\mathrm{Vo}^{2}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ and $\mathrm{IL}_{\mathrm{L}}=2 \mathrm{~A}:$
$\operatorname{RdS}(\max )=\left(\mathrm{V} \mathrm{IN}^{\mathrm{N}}-\mathrm{Vo}\right) / \mathrm{L}=(3.3-1.5) / 2=0.9 \Omega$
Note：Since the MOSFETs Rds（on）increases with tem－ perature，this number must be divided by $\approx 1.5$ ，in order to find the RDs（on）max at room temperature．The Motorola MTP3055VL has a maximum of $0.18 \Omega$ RDs（on）at room temperature，which meets our requirement．

To select the heat sink for the LDO MOSFET the first step is to calculate the maximum power dissipation of the device and then follow the same procedure as for the switcher．

> Where:
> Pd = Power Dissipation of the Linear Regulator IL = Linear Regulator Load Current

For the 1.5 V and 2 A load：

$$
\begin{aligned}
P_{D} & =\left(V_{I N}-V_{0}\right) \times I_{L} \\
P_{D} & =(3.3-1.5) \times 2=3.6 W
\end{aligned}
$$

Assuming $T_{J(M A X)}=125^{\circ} \mathrm{C}$ ：

$$
\begin{aligned}
& \mathrm{Ts}=\mathrm{T}_{J}-\mathrm{PD}_{\mathrm{D}} \times\left(\theta_{\mathrm{Jc}}+\theta \mathrm{cs}\right) \\
& \mathrm{Ts}=125-3.6 \times(1.8+0.05)=118^{\circ} \mathrm{C}
\end{aligned}
$$

With the maximum heat sink temperature calculated in the previous step，the heat－sink－to－air thermal resistance （ $\theta$ sa）is calculated as follows：

Assuming $\mathrm{T}_{\mathrm{A}}=35^{\circ} \mathrm{C}$ ：
$\Delta \mathrm{T}=\mathrm{Ts}-\mathrm{T}_{\mathrm{A}}=118-35=83^{\circ} \mathrm{C}$
Temperature Rise Above Ambient
$\theta \mathrm{SA}=\Delta \mathrm{T} / \mathrm{PD}_{\mathrm{D}}=83 / 3.6=23^{\circ} \mathrm{C} / \mathrm{W}$
The same heat sink as the one selected for the switcher MOSFETs is also suitable for the 1.5 V regulator．

## 2．5V Clock Supply

The IRU3007 provides a complete 2.5 V regulator with a minimum of 200 mA current capability．The internal regu－ lator has short circuit protection with internal thermal shutdown．

## 1．5V and 2．5V Supply Resistor Divider Selection

Since the internal voltage reference for the linear regula－ tors is set at 1.26 V for IRU3007，there is a need to use external resistor dividers to step up the voltage．The re－ sistor dividers are selected using the following equations：

$$
V_{o}=\left(1+R_{t} / R_{B}\right) \times V_{R E F}
$$

Where：
Rt＝Top resistor divider
$\mathrm{R}_{\mathrm{B}}=$ Bottom resistor divider
$V_{\text {Ref }}=1.26 \mathrm{~V}$ typical
For 1.5 V supply
Assuming $\mathrm{R}_{\mathrm{B}}=1 \mathrm{~K} \Omega$ ：

$$
\begin{aligned}
& \mathrm{Rt}=\mathrm{RB}_{\mathrm{B}} \times\left[\left(\mathrm{Vo} / \mathrm{V}_{\mathrm{REF}}\right)-1\right] \\
& \mathrm{Rt}=1 \times[(1.5 / 1.26)-1]=191 \Omega
\end{aligned}
$$

For 2.5 V supply
Assuming $\mathrm{R}_{\mathrm{B}}=1.02 \mathrm{~K} \Omega$ ：

$$
\begin{aligned}
& \mathrm{Rt}=\mathrm{RB}_{\mathrm{B}} \times\left[\left(\mathrm{Vo} / \mathrm{V}_{\mathrm{REF}}\right)-1\right] \\
& \mathrm{Rt}=1.02 \times[(2.5 / 1.26)-1]=1 \mathrm{~K} \Omega
\end{aligned}
$$

## Switcher Output Voltage Adjust

## Vcore

As it was discussed earlier，the trace resistance from the output of the switching regulator to the Slot 1 can be used to the circuit advantage and possibly reduce the number of output capacitors，by level shifting the DC regulation point when transitioning from light load to full load and vice versa．To account for the DC drop，the output of the regulator is typically set about half the DC drop that results from light load to full load．For example， if the total resistance from the output capacitors to the Slot 1 and back to the Gnd pin of the IRU3007 is $5 \mathrm{~m} \Omega$ and if the total $\Delta \mathrm{l}$ ，the change from light load to full load is 14 A ，then the output voltage measured at the top of the resistor divider which is also connected to the out－ put capacitors in this case，must be set at half of the 70 mV or 35 mV higher than the DAC voltage setting．To do this，the top resistor of the resistor divider（R12 in the application circuit）is set at $100 \Omega$ ，and the R19 is calcu－ lated．For example，if DAC voltage setting is for 2.8 V and the desired output under light load is 2.835 V ，then R19 is calculated using the following formula：

$$
\begin{aligned}
& \mathrm{R} 19=100 \times[\mathrm{V} \text { DAC } /(\mathrm{Vo}-1.004 \times \mathrm{V} \text { DAC })] \quad(\Omega) \\
& \mathrm{R} 19=100 \times[2.8 /(2.835-1.004 \times 2.800)]=11.76 \mathrm{~K} \Omega \\
& \text { Select } 11.8 \mathrm{~K} \Omega, 1 \%
\end{aligned}
$$

Note：The value of the top resistor must not exceed $100 \Omega$ ． The bottom resistor can then be adjusted to raise the output voltage．

## 3．3V supply

The loop gain for the non－synchronous switching regula－ tor is intentionally set low to take advantage of the level shifting technique to reduce the number of output ca－ pacitors．Typically there is a $1 \%$ drop in the output volt－ age from light load（discontinuous conduction mode）to full load（continuous conduction mode）in the 3.3 V sup－ ply．To account for this，the output voltage is set at 3.5 V typically．The same procedure as for the synchronous is applied to the non－synch with the exception that the in－ ternal voltage reference of this regulator is internally set at 2 V ．The following is the set of equations to use for the output voltage setting for the non－synchronous assum－ ing the $\mathrm{Vo}=3.5 \mathrm{~V}$ and $\mathrm{R} 2=75 \Omega$（ R 2 is the top resistor in the application circuit）．

The bottom resistor，R3 is calculated as follows：

$$
\begin{aligned}
& \mathrm{R} 3=\mathrm{R} 2 \times[2 /(\mathrm{Vo}-2)] \quad(\Omega) \\
& \mathrm{R} 3=75 \times[2 /(3.5-2)]=100 \Omega, 1 \%
\end{aligned}
$$

Note：The value of the top resistor，R2 must not exceed $100 \Omega$ ．

## Soft－Start Capacitor Selection

The soft－start capacitor must be selected such that dur－ ing the start up when the output capacitors are charging up，the peak inductor current does not reach the current limit threshold．A minimum of $1 \mu \mathrm{~F}$ capacitor insures this for most applications．An internal $10 \mu \mathrm{~A}$ current source charges the soft－start capacitor which slowly ramps up the inverting input of the PWM comparator Vfb3．This insures the output voltage to ramp at the same rate as the soft－start cap thereby limiting the input current．For example，with $1 \mu \mathrm{~F}$ and the $10 \mu \mathrm{~A}$ internal current source the ramp up rate is $(\Delta \mathrm{V} / \Delta \mathrm{t})=\mathrm{l} / \mathrm{C}=1 \mathrm{~V} / 100 \mathrm{~ms}$ ．Assuming that the output capacitance is $9000 \mu \mathrm{~F}$ ，the maximum start up current will be：

$$
\mathrm{I}=9000 \mu \mathrm{~F} \times(1 \mathrm{~V} / 100 \mathrm{~ms})=0.09 \mathrm{~A}
$$

## Input Filter

It is highly recommended to place an inductor between the system 5 V supply and the input capacitors of the switching regulator to isolate the 5 V supply from the switching noise that occurs during the turn on and off of the switching components．Typically an inductor in the range of 1 to $3 \mu \mathrm{H}$ will be sufficient in this type of appli－ cation．

## External Shutdown

The best way to shutdown the IRU3007 is to pull down on the soft－start pin using an external small signal tran－ sistor such as 2N3904 or 2N7002 small signal MOSFET． This allows slow ramp up of the output，the same as the power up．

## Layout Considerations

Switching regulators require careful attention to the lay－ out of the components，specifically power components since they switch large currents．These switching com－ ponents can create large amount of voltage spikes and high frequency harmonics if some of the critical compo－ nents are far away from each other and are connected with inductive traces．The following is a guideline of how to place the critical components and the connections between them in order to minimize the above issues．

Start the layout by first placing the power components：
1）Place the input capacitors C 3 and C 14 and the high side MOSFETs，Q1 and Q3 as close to their respec－ tive input caps as possible．

2）Place the synchronous MOSFET，Q2 and the Q3 as close to each other as possible with the intention that the source of Q3 and drain of the Q4 has the shortest length．Repeat this for the Q1 and D1 for the non－synchronous．

3）Place the snubber R15 and C13 between Q4 and Q3． Repeat this for R1 and C4 with respect to the Q1 and D1 for the non－synchronous．

4）Place the output inductor，L3 and the output capaci－ tors，C16 between the MOSFET and the load with output capacitors distributed along the slot 1 and close to it．Repeat this for L2 with respect to the C1 for the non－synchronous．

5）Place the bypass capacitors， C 8 and C 19 right next to 12 V and 5 V pins．C8 next to the 12 V ，pin 28 and C19 next to the 5V，pin 11.

6）Place the IRU3007 such that the pwm output drives， pins 27 and 25 are relatively short distance from gates of Q3 and Q4．The non－synch MOSFET must also be situated such that the distance from its gate to the pin 1 of the IRU3007 is also relatively short．

7）Place all resistor dividers close to their respective feedback pins．

8）Place the 2.5 V output capacitor， C 18 close to the pin 16 of the IC and the 1.5 V output capacitor， C 17 close to the Q2 MOSFET．

Note：It is better to place the 1.5 V linear regulator components close to the IRU3007 and then run a trace from the output of the regulator to the load． However，if this is not possible then the trace from the linear drive output pin，pin 18 must be run away from any high frequency data signals．

It is critical，to place high frequency ceramic capaci－ tors close to the clock chip and termination resistors to provide local bypassing．

9）Place R12 and C10 close to pin 23 and R9 and C5 close to pin 9.

10）Place C9 close to pin 12

## Component connections：

Note：It is extremely important that no data bus should be passing through the switching regulator section spe－ cifically close to the fast transition nodes such as PWM drives or the inductor voltage．

Using the 4 layer board，dedicate one layer to ground， another layer as the power layer for the $5 \mathrm{~V}, 3.3 \mathrm{~V}$ ，Vcore， 1.5 V and if it is possible，for the 2.5 V ．

Connect all grounds to the ground plane using direct vias to the ground plane．

Use large low inductance／low impedance plane to con－ nect the following connections either using component side or the solder side．
a）C14 to Q3 Drain and C3 to Q1 drain
b）Q3 Source to Q4 Drain and Q1 Source to D1 cathode
c）Q4 drain to L3 and D1 cathode to L2
d）L3 to the output capacitors，C16 and L2 to the output capacitors，C1
e）C16 to the load，slot 1
f）Input filter L1 to the C16 and C3
g）C1 to Q2 drain
h）C17 to the Q2 source
I）A minimum of 0.2 inch width trace from the C18 capacitor to pin 16

Connect the rest of the components using the shortest connection possible．

## 28－Pin Surface Mount，Wide Body



| SYMBOL | 28－PIN |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 17.73 | 17.93 |
| B | 1.27 BSC |  |
| C | 0.66 REF |  |
| D | 0.36 | 0.46 |
| E | 7.40 | 7.60 |
| F | 2.44 | 2.64 |
| G | 0.10 | 0.30 |
| I | 0.23 | 0.32 |
| J | 10.11 | 10.51 |
| K | $0^{\circ}$ | $8^{\circ}$ |
| L | 0.51 | 1.01 |
| R | 0.63 | 0.89 |
| T | 2.44 | 2.64 |

NOTE：ALL MEASUREMENTS ARE IN MILLIMETERS．

## PACKAGE SHIPMENT METHOD

| PKG <br> DESIG | PACKAGE <br> DESCRIPTION | PIN <br> COUNT | PARTS <br> PER TUBE | PARTS <br> PER REEL | T \＆R <br> Orientation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W | SOIC，Wide Body | 28 | 27 | 1000 | Fig A |



Figure A


[^0]:    $\mathrm{T} \equiv$ Switching Period
    D $\equiv$ Duty Cycle
    Vsw $\equiv$ High－side MOSFET ON Voltage
    Ros $\equiv$ MOSFET On－Resistance
    Vsync $\equiv$ Synchronous MOSFET ON Voltage
    $\Delta \mathrm{Ir} \equiv$ Inductor Ripple Current
    $\Delta \mathrm{Vo} \equiv$ Output Ripple Voltage

