



ISO102 ISO106

## SIGNAL ISOLATION BUFFER AMPLIFIERS

## **FEATURES**

- 14-BIT LINEARITY
- INDUSTRY'S FIRST HERMETIC ISOLATION AMPLIFIERS AT LOW COST
- EASY-TO-USE COMPLETE CIRCUIT
- RUGGED BARRIER, HV CERAMIC CAPACITORS
- 100% TESTED FOR HIGH VOLTAGE BREAKDOWN ISO102: 4000Vrms/10s, 1500Vrms/1min ISO106: 8000Vpk/10s, 3500Vrms/1min
- ULTRA HIGH IMR: 125dB min at 60Hz, ISO106
- WIDE INPUT RANGE: -10V to +10V
- WIDE BANDWIDTH: 70kHz
- **VOLTAGE REFERENCE OUTPUT: 5VDC**


## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL Transducer channel isolator for thermocouples, RTDs, pressure bridges, flow meters
- 4mA TO 20mA LOOP ISOLATION
- MOTOR AND SCR CONTROL
- GROUND LOOP ELIMINATION
- BIOMEDICAL/ANALYTICAL MEASUREMENTS
- POWER PLANT MONITORING
- DATA ACQUISITION/TEST EQUIPMENT ISOLATION
- MILITARY EQUIPMENT

## **DESCRIPTION**

The ISO102 and ISO106 isolation buffer amplifiers are two members of our series of capacitive coupled isolation products from Burr-Brown. They have the same electrical performance and they differ in accuracy. The ISO102 is rated for 1500Vrms in a 24-pin DIP. The ISO106 is rated for 3500Vrms in a 40-pin DIP. Both side-brazed DIPs are 600mil wide and have industry standard package dimensions with the exception of missing pins between input and output stages. This permits utilization of automatic insertion techniques in production. The three-chip hybrid with its generous high voltage spacing is easy to use (no external components are required).

Each buffer accurately isolates ±10V analog signals by digitally encoding the input voltage and uniquely coupling across a differential ceramic capacitive barrier. All elements necessary for operation are contained within the DIP. This provides compact signal isolation in a hermetic package.



Covered by patent number 4,748,419 and others pending.

# WWW.100Y.COM.TW WW.100Y.COM.TW SPECIFICATIONS ELECTRICAI

WWW.100Y.COM.TW 100X.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

> N.COM.TW DOY.COM.TW

100Y.COM.TW

W.100Y.COW.T VW.100Y.COM. WW.100Y.COM

ton, COM:	TAN Jun COM.	ISO102,	ISO106, ISO102B	, ISO106B	-1X
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ISOLATION	WW 100 Y.C.	T. W.	1111	007	III
Voltage	COM.	-33	- WW.	CON	TVV
Rated Continuous <sup>(1)</sup>	W 11001.	II.M	NN TO THE REST	100 1.	$V_{i,T}$
ISO102: AC, 60Hz	T <sub>MIN</sub> to T <sub>MAX</sub>	1500	11 W W	CO	Vrm
DC	T <sub>MIN</sub> to T <sub>MAX</sub>	2121	NN '	100 2	VDO
ISO106: AC, 60Hz	T <sub>MIN</sub> to T <sub>MAX</sub>	3500		O. C.	Vrm
DC AC COLL	T <sub>MIN</sub> to T <sub>MAX</sub>	4950		W 100 P	VD
Test Breakdown, AC, 60Hz ISO102	10s	4000		W. COX.C	Vrm
ISO102	10s	8000		W.100	Vpl
Isolation-Mode Rejection <sup>(2)</sup>	V <sub>iso</sub> = Rated Continuous, 60Hz	0000		N TOOM	, г
AC: ISO102	lso Hart Tarimitation, Call	115	120	M. Tuo	dB
	VOO.	LO TIN	1	2	μVrm
ISO106	, 100 -	125	130	W.IV	dB
	MIN WIN		0.3	0.6	μVrm
DC \	W.100	140	160	111111111111111111111111111111111111111	dB
MW W. CO.	CM MM O	1.0	0.01	0.10	μVDC
Barrier Resistance	T. Tar. Tar.	COM.	1014		Ω
Barrier Capacitance	V 040V 0011-	MY.C	6		pF
Leakage Current	V <sub>ISO</sub> = 240Vrms, 60Hz	CON	0.5		μArm
INPUT	WW.	pox.	TW	M.	100 x.
Voltage Range	Rated Operation	-10	1 N	+10	V
Resistance	TW	75	100	NA .	kΩ
Capacitance	Mr.	J CO	5		pF
OUTPUT	TIN WY	1007.	71.7.1		xx1 100
Voltage Range	Rated Operation	-10	DIVI	+10	V
1007.	Derated Operation	-12		+12	V
Current Drive	COMP	±5	ON	W	mA
Short Circuit Current	6 . 0 EMI I- to 4 EMI I-	9	20	50	mA
Ripple Voltage <sup>(6)</sup> Resistance	f = 0.5MHz to 1.5MHz	N. V.	0.3	1 1	mVp Ω
Capacitive Load Drive Capability	· MIII	10,000	0.3	' '	pF
Overload Recovery Time, 0.1%	V <sub>o</sub>   > 12V	10,000	30	W -	μs
OUTPUT VOLTAGE NOISE	1-01	- 1W.100	COM	. ·	
Voltage: f = 0.1Hz to 10Hz	OV.CO		300		μVp-
f = 0.1Hz to 70kHz	OM. I	1111.10	16	-7	μV/√
Dynamic Range <sup>(7)</sup> : $f = 0.1Hz$ to 70kHz	12-Bit Resolution, 1LSB, 20V FS		74	TW	dΒ
f = 0.1Hz to 280Hz	16-Bit Resolution, 1LSB, 20V FS	T. WILL	96	-31	dB
FREQUENCY RESPONSE	1007:0		1007.	1.7	- 11
Small Signal Bandwidth	· LONI		70		kHz
Full Power Bandwidth, 0.1% THD	$V_0 = \pm 10V$		5	W. T. J.	kHz
Slew Rate	$V_0 = \pm 10V$		0.5		V/µs
Settling Time, 0.1%	$V_0 = -10V \text{ to } +10V$	NA .	100	OM:I	μs
Overshoot, Small Signal <sup>(8)</sup>	$C_1 = C_2 = 0$	W IX	40	TW	%
VOLTAGE REFERENCES	100 r. CW. I.		W.100	COM.	
Voltage Output, Ref <sub>1</sub> , Ref <sub>2</sub>	No Load	+4.975	+5	+5.025	VDO
B Grade	No Load	+4.995	+5	+5.005	VDO
vs Temperature	MAN CONTRACT	W	±5	20	ppm/
vs Supplies	W.100 - COM.1	1	10	4000	μV/\ \//~
vs Load	NW " ONY CO TT	0.1	400	1000	μV/m
Current Output Short Circuit Current	M. Jan COM.	-0.1 6	14	+5 30	mA mA
	MM. TUDY.	<b>***</b>	W YY	107.00	"
POWER SUPPLIES	Poted Performence		115		.,
Rated Voltage, ±V <sub>CC1</sub> , ±V <sub>CC2</sub>	Rated Performance	+10	±15	±20	V V
Voltage Range Quiescent Current: +V <sub>CC1</sub>	No Load	±10	+11	±20 +15	v mA
-V <sub>cc1</sub>	1007	TW	+11 -9	-12	mA
+V <sub>CC2</sub>	TANN. TO CO		+25	+33	mA
-V <sub>CC2</sub>	MMM.100X.CON	1	-15	-20	mA
Dissipation: ±V <sub>cct</sub>	TWW.I		300	400	mW
±V <sub>CC2</sub>	M		600	800	mV\
TEMPERATURE RANGE		1			
Specification		-25		+85	∘c
Operating <sup>(9)</sup>		-25 -25		+85	l ∘c
Storage		<b>–65</b>		+150	°c
Thermal Resistance, $ heta_{ exttt{JA}}$		I	40		°C/V
memiai Resistance, $\theta_{in}$					



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

W.100Y.COM.T	ECTRICAL (CONT)		MAN MAN MAN	勝 特 刀 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw							
MAN TOON CON	WITH W	WW. 100Y. COM. TV		ISO102	100	N.C.	ISO102B				
PA	RAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS		
Initi Gai	IN minal Gain ial Error <sup>(3)</sup> in vs Temperature nlinearity <sup>(4)</sup>	$V_0 = -10V \text{ to } +10V$	TW	1 ±0.1 ±20 ±0.007	±0.25 ±50 ±0.012	.100 <sup>X</sup>	* 0.07 ±12 ±0.002	0.13 ±25 ±0.003	V/V % FSR ppm FSR/°C % FSR		
Initi	PUT OFFSET VOLTAGE ial Offset s Temperature s Power Supplies <sup>(5)</sup>	$V_{\rm IN}=0V$ Input Stage, $V_{\rm CC1}=\pm10V$ to $\pm20V$ Output Stage, $V_{\rm CC2}=\pm10V$ to $\pm20V$	0 -4	±25 ±250 1.4 –1.4	±70 ±500 4.0 0	*100 *1.100 *1.100	±15 ±150 *	±25 ±250 *	mV μV/°C mV/V mV/V		

	WW. TOOX.		ISO106			IN		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN	100 -	400				1.Inc		1.2
Nominal Gain	W WWW OO		1		11 11	* 00	1.	V/V
Initial Error <sup>(3)</sup>	1 100	a01	±0.1	±0.25		0.07	*	% FSR
Gain vs Temperature	TIN TIN		±20	±50	41 V	±12	±25	ppm FSR/°C
Nonlinearity <sup>(4)</sup>	$V_0 = -10V \text{ to } +10V$	0	±0.04	±0.075		±0.007	±0.025	% FSR
INPUT OFFSET VOLTAGE	TW WW.	U.A.	TIL	M	1//	- 11	001.	OM T.A.
Initial Offset	$V_{IN} = 0V$	-7 (	±25	±70		* 1 * 1	* 7	mV
vs Temperature		.007.	±250	±500		±150	±250	μV/°C
vs Power Supplies <sup>(5)</sup>	Input Stage, $V_{CC1} = \pm 10V$ to $\pm 20V$	To	3.7	- 1		*	- 47	mV/V
WWW.Cov.Co	Output Stage, $V_{CC2} = \pm 10V$ to $\pm 20V$	4007	-3.7	TW	4	*	- 100 X	mV/V

<sup>\*</sup> Specification same as model to the left.

NOTES: (1) 100% tested at rated continuous for one minute. (2) Isolation-mode rejection is the ratio of the change in output voltage to a change in isolation barrier voltage. It is a function of frequency as shown in the Typical Performance Curves. This is specified for barrier voltage slew rates not exceeding 100V/µs. (3) Adjustable to zero. FSR = Full Scale Range = 20V. (4) Nonlinearity is the peak deviation of the output voltage from the best fit straight line. It is expressed as the ratio of deviation to FSR. (5) Power supply rejection = change in V<sub>os</sub>/20V supply change. (6) Ripple is the residual component of the barrier carrier frequency generated internally. (7) Dynamic range = FSR/(voltage spectral noise density x square root of user bandwidth). (8) Overshoot can be eliminated by band-limiting. (9) See "Power Dissipation vs Temperature" performance curve for limitations. (10) Band limited to 10Hz, bypass capacitors located less than 0.25" from supply pins.

#### ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
ISO102	Ceramic	-25°C to +85°C
ISO102B	Ceramic	-25°C to +85°C
ISO106	Ceramic	-25°C to +85°C
ISO106B	Ceramic	-25°C to +85°C
	A	

### PACKAGE INFORMATION(1)

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
ISO102	24-Pin Ceramic	208
ISO102B	24-Pin Ceramic	208
ISO106	40-Pin Ceramic	206
ISO106B	40-Pin Ceramic	206

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book. WW.100Y.COM.T

### **ABSOLUTE MAXIMUM RATINGS**


Supply Without Damage	±20V
nput Voltage Range	±50V
Fransient Immunity, dV/dt	100kV/μs
Continuous Isolation Voltage Across Barri	er
ISO102	1500Vrms
ISO106	3500Vrms
Junction Temperature	+160°C
Storage Temperature Range	
_ead Temperature (soldering, 10s)	+300°C
Amplifier and Reference Output	
Short Circuit Duration	Continuous to Common

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PIN CONFIGURATION




#### **PIN DESCRIPTIONS**


±V <sub>CC1</sub> , Common <sub>1</sub>	Positive and negative power supply voltages and common (or ground) for the input stage. Common, is the analog reference voltage for input signals. The voltage between Common, and Common, is the isolation voltage and appears across the internal high voltage barrier.
±V <sub>CC2</sub> , Common <sub>2</sub>	Positive and negative power supply voltages and common (or ground) for the output stage. Common <sub>2</sub> is the analog reference voltage for output signals. The voltage between Common <sub>1</sub> and Common <sub>2</sub> is the isolation voltage and appears across the internal high voltage barrier.
V <sub>IN</sub>	Signal input pin. Input impedance is typically $100k\Omega$ . The input range is rated for $\pm 10V$ . The input level can actually exceed the input stage supplies. Output signal swing is limited only by the output supply voltages.
Gain Adjust	This pin is an optional signal input. A series $5k\Omega$ potentiometer between this pin and the input signal allows a guaranteed $\pm 1.5\%$ gain adjustment range. When gain adjustment is not required, the Gain Adjust should be left open. Figure 4 illustrates the gain adjustment connection.
Reference <sub>1</sub>	+5V reference output. This low-drift zener voltage reference is necessary for setting the bipolar offset point of the input stage. <b>This pin must be strapped to either Offset or Offset Adjust to allow the isolation amplifier to function.</b> The reference is often useful for input signal conditioning circuits. See "Effect of Reference Loading on Offset" performance curve for the effect of offset voltage change with reference loading. Reference, is identical to, but independent of, Reference, This output is short circuit protected.
Reference <sub>2</sub>	+5V reference output. This reference circuit is identical to, but independent of, Reference, It controls the bipolar offset of the output stage through an internal connection. This output is short-circuit protected.
Offset	Offset input. This input must be strapped to Reference, unless user adjustment of bipolar offset is required.
Offset Adjust	This pin is for optional offset control. When connected to the Reference, pin through a 1kΩ potentiometer, ±150mV of adjustment range is guaranteed. Under this condition, the Offset pin should be connected to the Offset Adjust pin. When offset adjustment is not required, the Offset Adjust pin is left open. See Figure 4.
Digital Common	Digital common or ground. This separate ground carries currents from the digital portions of the output stage circuit. The best grounding practices require that digital common current does not flow in analog common connections. Both pins can be tied directly to a ground plane if available. Difference in potentials between the Common <sub>2</sub> and Digital Common pins can be ±1V. See Figure 2.
V <sub>out</sub>	Signal output. Because the isolation amplifier has unity gain, the output signal is ideally identical to the input signal. The output is low impedance and is short-circuit protected. This signal is referenced to Common <sub>2</sub> ; subsequent circuitry should have a separate "sense" connection to Common <sub>1</sub> as well as V <sub>OUT</sub> .
C <sub>1</sub> , C <sub>2</sub>	Capacitors for small signal bandwidth control. These pins connect to the internal rolloff frequency controlling nodes of the output low-pass filter. Additional capacitance added to these pins will modify the bandwidth of the buffer. $C_2$ is always twice the value of $C_1$ . See "Bandwidth Control" performance curve for the relationship between bandwidth and $C_1$ and $C_2$ . When no connections are made to these pins, the full small-signal bandwidth is maintained. Be sure to shield $C_1$ and $C_2$ pins from high electric fields on the PC board. This preserves AC isolation-mode rejection by reducing capacitive coupling effects.





## TYPICAL PERFORMANCE CURVES


 $T_A = +25^{\circ}C$ ,  $V_{CC} = \pm 15$ VDC unless otherwise noted.


















## TYPICAL PERFORMANCE CURVES (CONT)


 $\rm T_A^{} = +25^{\circ}C,~V_{CC}^{} = \pm 15VDC$  unless otherwise noted.

















## YPICAL PERFORMANCE CURVES (CONT)


胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

勝 特 力 材 料 886-3-5753170

Http://www. 100y. com. tw

 $T_A = +25^{\circ}C$ ,  $V_{CC} = \pm 15VDC$  unless otherwise noted.





## THEORY OF OPERATION

The ISO102 and ISO106 have no galvanic connection between the input and output. The analog input signal referenced to the input common is accurately duplicated at the output referenced to the output common. Because the barrier information is digital, potentials between the two commons can assume a wide range of voltages and frequencies without influencing the output signal. Signal information remains undisturbed until the slew rate of the barrier voltage exceeds 100V/µs. The isolation amplifier's ability to reject fast dV/dt changes between the two grounds is specified as transient immunity. The amplifier is protected from damage for slew rates up to 100,000V/µs.

A simplified diagram of the ISO102 and ISO106 is shown in Figure 1. The design consists of an input voltage-controlled oscillator (VCO) also known as a voltage-to-frequency converter (VFC), differential capacitors, and output phase lock loop (PLL). The input VCO drives digital levels directly into the two 3pF barrier capacitors. The digital signal is frequency modulated and appears differentially across the barrier, while the externally applied isolation voltage appears common-mode.




FIGURE 1. Simplified Diagram of ISO102 and ISO106.



A sense amplifier detects only the differential information. The output stage decodes the frequency modulated signal by the means of a PLL. The feedback of the PLL employs a second VCO that is identical to the encoder VCO. The PLL forces the second VCO to operate at the same frequency (and phase) as the encoder VCO; therefore, the two VCOs have the same input voltage. The input voltage of the decoder VCO serves as the isolation buffer's output signal after passing through a 100kHz second-order active filter.

For a more detailed description of the internal operation of the ISO102 and ISO106, refer to *Proceedings of the 1987 International Symposium on Microelectronics*, pages 202-206

#### **ABOUT THE BARRIER**

For any isolation product, barrier composition is of paramount importance in achieving high reliability. Both the ISO102 and ISO106 utilize two 3pF high voltage ceramic coupling capacitors. They are constructed of tungsten thick film deposited in a spiral pattern on a ceramic substrate. Capacitor plates are buried in the package, making the barrier very rugged and hermetically sealed. Capacitance results from the fringing electric fields of adjacent metal runs. Dielectric strength exceeds 10kV and resistance is typically  $10^{14}\Omega.$  Input and output circuitry are contained in separate solder-sealed cavities, resulting in the industry's first fully hermetic hybrid isolation amplifier.




FIGURE 2. Power Supply and Signal Connection.

The ISO102 and ISO106 are designed to be free from partial discharge at rated voltages. Partial discharge is a form of localized breakdown that degrades the barrier over time. Since it does not bridge the space across the barrier, it is difficult to detect. Both isolation amplifiers have been extensively evaluated at high temperature and high voltage.

#### POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 2 shows the proper power supply and signal connections. Each supply should be AC-bypassed to Analog Common with 0.1µF ceramic capacitors as close to the amplifier as possible. Short leads will minimize lead inductance. A ground plane will also reduce noise problems. Signal common lines should tie directly to the common pin even if a low impedance ground plane is used. Refer to Digital Common in the Pin Descriptions table.

To avoid gain and isolation-mode rejection (IMR) errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Any capacitance across the barrier will increase AC leakage current and may degrade high frequency IMR. The schematic in Figure 3 shows the proper technique for wiring analog and digital commons together.

# DISCUSSION OF SPECIFICATIONS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

The IS0102 and IS0106 are unity gain buffer isolation amplifiers primarily intended for high level input voltages on the order of 1V to 10V. They may be preceded by operational, differential, or instrumentation amplifiers that precondition a low level signal on the order of millivolts and translate it to a high level.




FIGURE 3. Technique for Wiring Analog and Digital Commons Together.



#### **ISOLATION-MODE REJECTION**

The IS0102 and IS0106 provide exceptionally high isolation-mode rejection over a wide range of isolation-mode voltages and frequencies. The typical performance curves should be used to insure operation within the recommended range. The maximum barrier voltage allowed decreases as the frequency of the voltage increases. As with all isolation amplifiers, a change of voltage across the barrier will induce leakage current across the barrier. In the case of the IS0102 and IS0106, there exists a threshold of leakage current through the signal capacitors that can cause over-drive of the decoder's sense amplifier. This occurs when the slew rate of the isolation voltage reaches 100V/μs. The output will recover in about 50μs from transients exceeding 100V/μs.

The first two performance curves indicate the expected isolation-mode rejection over a wide range of isolation voltage frequencies. Also plotted is the typical leakage current across the barrier at 240Vrms. The majority of the leakage current is between the input common pin and the output digital ground pin.

The IS0102 and IS0106 are intended to be continuously operated with fully rated isolation voltage and temperature without significant drift of gain and offset. See the "Gain Error/Offset Isolation Voltage" performance curve for changes in gain and offset with isolation voltage.

#### SUPPLY AND TEMPERATURE RANGE

The IS0102 and IS0106 are rated for +15V supplies; however, they are guaranteed to operate from ±10V to ±20V. Performance is also rated for an ambient temperature range of -25°C to +85°C. For operation outside this temperature range, refer to the "Power Dissipation vs Temperature" performance curve to establish the maximum allowed supply voltage. Supply currents are fairly insensitive to changes in supply voltage or temperature. Therefore, the maximum current limits can be used in computing the maximum junction temperature under nonrated conditions.

#### **OPTIONAL BANDWIDTH CONTROL**

The following discussion relates optimum dynamic range performance to bandwidth, noise, and settling time.

The outputs of the IS0102 and IS0106 are the outputs of a second-order low-pass Butterworth filter. Its low impedance output is rated for  $\pm 5$ mA drive and  $\pm 12$ V range with 10,000pF loads. The closed-loop bandwidth of the PLL is 70kHz, while the output filter is internally set at 100kHz. The output filter lowers the residual voltage of the barrier FM signal to below the noise floor of the output signal.

Two pins are available for optional modification of the filter's bandwidth. Only two capacitors are required. The "Bandwidth Control" performance curve gives the value of  $C_1$  ( $C_2$  is equal to twice  $C_1$ ) for the desired bandwidth. Figure 4 illustrates the optional connection of both capacitors.

A tradeoff can be achieved between the required signal bandwidth and system dynamic range. The noise floor of the output limits the dynamic range of the output signal. The




FIGURE 4. Optional Gain Adjust, Offset Adjust, and Bandwidth Control.

noise power varies with the square root of the bandwidth of the buffer. It is recommended that the bandwidth be reduced to about twice the maximum signal bandwidth for optimum dynamic range as shown in the "Dynamic Range vs Bandwidth" performance curve. The output spectral noise density measurement is displayed in the "Output Spectral Noise Density" performance curve. The noise is flat to within  $5dB\sqrt{Hz}$  between 0.1Hz to 70kHz.

The overall AC gain of the buffer amplifiers is shown in two performance curves: "Gain Flatness vs Frequency" and "Gain/Phase vs Frequency." Note that with  $C_1 = 100 \mathrm{pF}$  and  $C_2 = 200 \mathrm{pF}$ , the AC gain remains flat within  $\pm 0.01 \mathrm{dB}$  up to 7kHz. The total harmonic distortion for large-signal sine wave outputs is plotted in the "Total Harmonic Distortion" performance curve. The phase-lock-loop displays slightly nonuniform rise and fall edges under maximum slew conditions. Reducing the output filter bandwidth to below 70kHz smoothes the output signal and eliminates any overshoot. See the "Large Signal Transient Response" performance curve.

#### OPTIONAL OFFSET AND GAIN ADJUSTMENT

In many applications the factory-trimmed offset is adequate. For situations where reduced or modified gain and offset are required, adjustment of each is easy. The addition of two potentiometers as shown in Figure 4 provides for a two step calibration.

Offset should be adjusted first. Gain adjustment does not interfere with offset. The potentiometer's TCR adds only 2% to overall temperature drift. The offset and gain adjustment procedures are as follows:

- 1. Set  $V_{IN}$  to 0V and adjust  $R_{I}$  to desired offset at the output.
- 2. Set  $V_{IN}$  to full scale (not zero). Adjust  $R_2$  for desired gain.



#### PRINTED CIRCUIT BOARD LAYOUT

The distance across the isolation barrier, between external components, and conductor patterns, should be maximized to reduce leakage and arcing at high voltages. Good layout techniques that reduce stray capacitance will assure low leakage current and high AC IMR. For some applications, applying conformal coating compound such as urethane is useful in maintaining good performance. This is especially true where dirt, grease or moisture can collect on the PC board surface, component surface, or component pins. Following this industry-accepted practice will give best results, particularly when circuits are operated or tested in a moisture-condensing environment. Optimum coating can be achieved by administering urethane under vacuum conditions. This allows complete coverage of all areas. Grounded rings around the C<sub>1</sub> and C<sub>2</sub> contacts on the board greatly reduce high voltage electric fields at these pins.

## **APPLICATIONS**

The ISO102 and ISO106 isolation amplifiers are used in three categories of applications:

- accurate isolation of signals from high voltage ground potentials,
- accurate isolation of signals from severe ground noise, and
- fault protection from high voltages in analog measurement systems.

Figures 5 through 15 show a variety of application circuits. Additional discussion of applications can be found in the December 11, 1986 issue of *Electronic Design*, pages 91-96.




FIGURE 5. Isolated Power Current Monitor for Motor Circuit. (The ISO102 allows reliable, safe measurement at high voltages.)




FIGURE 6. Isolated Power Line Monitor (0.5μA leakage current at 120Vrms).




FIGURE 7. Battery Monitor for High Voltage Charging Circuit.






FIGURE 8. Isolated RTD Temperature Amplifier.




FIGURE 9. Programmable-Gain Isolation Channel with Gains of 1, 10, and 100.




FIGURE 10. Isolation Amplifier with Isolated Bipolar Input Reference.




FIGURE 11. Low Cost Eight-Channel Isolation Amplifier Block with Channel-to-Channel Isolation.






FIGURE 12. Thermocouple Amplifier with Ground Loop Elimination, Cold Junction Compensation, and Upscale Burn-out.




FIGURE 13. Remote Isolated Thermocouple Transmitter with Cold Junction Compensation.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787




FIGURE 14. Isolated Instrumentation Amplifier for  $300\Omega$  Bridge. (Reference voltage from isolation amplifier is used to excite bridge.)




FIGURE 15. Right-Leg-Driven ECG Amplifier (with defibrillator protection and calibrator).

## AN ERROR ANALYSIS OF THE IS0102 IN A SMALL SIGNAL MEASURING APPLICATION

High accuracy measurements of low-level signals in the presence of high isolation mode voltages can be difficult due to the errors of the isolation amplifiers themselves.

This error analysis shows that when a low drift operational amplifier is used to preamplify the low-level source signal, a low cost, simple and accurate solution is possible.

In the circuit shown in Figure 16, a 50mV shunt is used to measure the current in a 500VDC motor. The OPA27 amplifies the 50mV by 200 x to 10V full scale. The output of the OPA27 is fed to the input of the IS0102, which is a unity-gain isolation amplifier. The  $5k\Omega$  and  $1k\Omega$  potentiometers connected to the IS0102 are used to adjust the gain and offset errors to zero as described in Discussion of Specifications

#### **Some Observations**

The total errors of the op amp and the ISO amp combined are approximately 0.11% of full-scale range (see Figure 17). If the op amp had not been used to preamplify the signal, the errors would have been 2.6% of FSR. Clearly, the small cost of adding the op amp buys a large performance improvement. Optimum performance, therefore, is obtained when the full  $\pm 10 \text{V}$  range of the ISO102/106 is utilized.

The rms noise of the IS0102 with a 120Hz bandwidth is only 0.18mVrms, which is only 0.0018% of the 10V full scale output. Therefore, even though the  $16\mu V/\sqrt{Hz}$  noise spectral density specification may appear large compared to other isolation amplifiers, it does not turn out to be a significant error term. It is worth noting that even if the bandwidth is increased to 10kHz, the noise of the iso amp would only contribute 0.016%FSR error.




FIGURE 16. 50mV Shunt Measures Current in a 500VDC Motor.

#### The Errors of the Op Amp at 25°C (Referred to Input, RTI)

$$V_{E (OPA)} = V_D \left\{ 1 - \frac{1}{1 + \frac{1}{\beta A_{VOL}}} \right\} + V_{OS} (1 + R_1/R_F) + I_B R_1 + P.S.R. + Noise$$

 $V_{E (OPA)} = Total Op Amp Error (RTI)$ 

V<sub>D</sub> = Differential Voltage (Full Scale) Across Shunt

$$\left\{1 - \frac{1}{1 + \frac{1}{\beta A_{OO}}}\right\}$$
 = Gain Error Due to Finite Open Loop Gain

β = Feedback Factor

 $A_{VOL}$  = Open Loop Gain at Signal Frequency

V<sub>os</sub> = Input Offset Voltage

I<sub>B</sub> = Input Bias Current

P.S.R. = Power Supply Rejection ( $\mu$ V/V) [Assuming a 5% change with ±15V supplies. Total error is twice that due to one supply.] Noise = 5nV/ $\sqrt{\text{Hz}}$  (for 1k $\Omega$  source resistance and 1kHz bandwidth)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

ERROR <sub>(OPA)</sub> (RTI)		GAIN ERROR	<u> M</u> V	OFFSET	P.S.R.		NOISE	
V <sub>E (OPA)</sub>	1	$50 \text{mV} \left\{ 1 - \frac{1}{1 + \frac{1}{10^6/20}} \right\}$	$\frac{1}{100}$	{0.025mV (1 + 1/200) + 40 x 10 <sup>-9</sup> x 10 <sup>-9</sup>	}	(20μV/V x 0.75V x 2)		{5nV√120 (nVrms)}
		0.01mV		(0.0251mV + 0.04mV)	+	0.03mV	+	0.055 x 10 <sup>-3</sup> mVrms
Error as % of FSR	=	0.02%	+	(0.05% + 0.08%)	+	0.06%	+	0.00011%
After Nulling								
	=	0.01mV	+	(0mV + 0mV)	( +	0.03mV	+	0.055 x 10 <sup>-3</sup> mVrms
	=	0.10mV						
Error as % of FSR*	7 <b>=</b>	0.02%	+	(0% + 0%)	+	0.06%	+	0.00011%
	=	0.08% of 50mV						

\*FSR = Full-Scale Range. 50mV at input to op amp, or 10V at input (and output) of ISO amp.

#### The Errors of the Iso Amp at 25°C (RTI)

$$V_{E (ISO)} = 1/200 (V_{ISO}/IMR + V_{OS} + G.E. + Nonlinearity + P.S.R. + Noise)$$

V<sub>E (ISO)</sub> = Total ISO Amp Error

IMR = Isolation Mode Rejection

V<sub>os</sub> = Input Offset Voltage

 $V_{ISO} = V_{IMV} = Isolation Voltage = Isolation Mode Voltage$ 

G.E. = Gain Error (% of FSR)

Nonlinearity = Peak-to-peak deviation of output voltage from best-fit straight line. It is expressed as ratio based on full-scale range.

P.S.R. = Change in  $V_{OS}/10V \times Supply Change$ 

Noise = Spectral noise density x  $\sqrt{\text{bandwidth}}$ . It is recommended that bandwidth be limited to twice maximum signal bandwidth for optimum dynamic range.

ERROR <sub>(ISO)</sub> (RTI)		IMR		V <sub>os</sub>		G.E.		NONLINEARITY		P.S.R.		NOISE
V <sub>E (ISO)</sub>	4	1/200 <b>{</b> 500VDC/140dB	بدل . +	70mV	+ 2	20V x 0.25/100	+	0.003/100 x 20V		1.4mV x 0.75V x 2	+	16μV√120 (rms) }
L (100)	=	1/200 <b>{</b> 0.05mV	+	70mV	+	50mV	+	0.6mV	+	2.1mV	+	0.175mVrms }
Error as % of FSR	=	0.0005%	+	0.7%	+	0.5%	+	0.006%	+	0.021%	+	0.00175%
After Nulling												
V <sub>E (ISO)</sub>	=	1/200 <b>{</b> 0.05mV	+	0mV	+	0mV	+	0.6mV	+	2.1mV	+	0.175mVrms }
(/	=	1/200 (3.0mV)										
	=	0.03mV										
Error as % of FSR	=	0.0005%	+	0%	+	0%	+	0.006%	+	0.021%	+	0.00175%
	=	0.03% of 50mV										
Total Error	=	V <sub>E (OPA)</sub>	+	V <sub>E (ISO)</sub>		N	1	WWW.	V	COM		
	=	0.10mV	+	0.03mV								
	=	0.08% of 50mV	+	0.03% of 50mV	× 17							
	=	0.11% of 50mV										

FIGURE 17. Op Amp and Iso Amp Error Analysis.

