

### ispLSI® 1024/883


In-System Programmable High Density PLD

#### Features

- HIGH-DENSITY PROGRAMMABLE LOGIC
  - High-Speed Global Interconnect
  - 4000 PLD Gates
  - 48 I/O Pins, Six Dedicated Inputs
  - 144 Registers
  - Wide Input Gating for Fast Counters, State
  - Machines, Address Decoders, etc.
  - Small Logic Block Size for Fast Random Logic
     Security Cell Prevents Unauthorized Copying
- HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>®</sup> TECHNOLOGY
- fmax = 60 MHz Maximum Operating Frequency
- tpd = 20 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile E<sup>2</sup>CMOS Technology
- 100% Tested
- IN-SYSTEM PROGRAMMABLE
  - In-System Programmable™ (ISP™) 5-Volt Only
  - Increased Manufacturing Yields, Reduced Time-to-Market, and Improved Product Quality
  - Reprogram Soldered Devices for Faster Debugging
- COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEX-IBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
  - Complete Programmable Device Can Combine Glue Logic and Structured Designs
  - Four Dedicated Clock Input Pins
  - Synchronous and Asynchronous Clocks
  - Flexible Pin Placement
  - Optimized Global Routing Pool Provides Global Interconnectivity

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### **Functional Block Diagram**



#### Description

The ispLSI 1024/883 is a High-Density Programmable Logic Device processed in full compliance to MIL-STD-883. This military grade device contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1024/883 features 5-Volt in-system programmability and in-system diagnostic capabilities. It is the first device which offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.

The basic unit of logic on the ispLSI 1024/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1..C7 (see figure 1). There are a total of 24 GLBs in the ispLSI 1024/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

January 2002

1745



### Specifications ispLSI 1024/883

#### Functional Block Diagram 勝特力材料 886-3-5753170 Figure 1.ispLSI 1024/883 Functional Block Diagram 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 RESET Http://www. 100y. com. tw Generic Logic Blocks (GLBs) IN 5 IN 4 I/O 47 C7 1/0 46 I/O 0 I/O 45 A0 1/0 1 C6 I/O 44 1/0 2 1/0 3 A1 (ORP) I/O 43 C5 I/O 42 Output Routing Pool (ORP) 1/0 4 I/O 41 **Routing Pool** A2 I/O 5 C4 Bus I/O 40 Global I/O 6 **T** nput Bus Routing A3 1/07 I/O 39 C3 Pool Input 1/0.38 (GRP) I/O 8 1 Output 1 Α4 I/O 37 C2 1/0.9 I/O 36 I/O 10 -A5 I/O 11 C1 I/O 35 I/O 34 1/0 12 A6 I/O 33 C0 1/0 13 I/O 32 I/O 14 A7 I/O 15 SDI/IN 0 SDO/IN \* B5 CLK 0 B0 B1 **B**2 **B**3 B4 **B6** B7 CLK 1 Clock CLK 2 Distribution IOCLK 0 Megablock Network Output Routing Pool (ORP) IOCLK 1 Input Bus ispEN SCLK/IN 2 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/01/01/01/0 1/01/01/01/0 Υ MODE/IN 3 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 0 1 2 3 0139D\_1024.eps

The device also has 48 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The I/O cells within the Megablock also share a common Output Enable (OE) signal. The ispLSI 1024/883 device contains three of these Megablocks. The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1024/883 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B4 on the ispLSI 1024/883 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.



#### Absolute Maximum Ratings <sup>1</sup>

Supply Voltage V <sub>cc</sub>	0.5 to +7.0V
Input Voltage Applied	2.5 to V <sub>CC</sub> +1.0V
Off-State Output Voltage Applied .	2.5 to V <sub>CC</sub> +1.0V
Storage Temperature	65 to 150°C
Case Temp. with Power Applied	55 to 125°C
Max. Junction Temp. (T <sub>J</sub> ) with Pov	ver Applied 150°C

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-54151736
胜特力电子(深圳) 86-755-83298787
Http://www. 100y. com. tw

WW.100Y.COM.TW

W.100Y.CO

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

#### **DC Recommended Operating Conditions**

SYMBOL	PARAMETER		COM	MIN.	MAX.	UNITS
Vcc	Supply Voltage	Military/883	$T_c = -55^{\circ}C \text{ to } +125^{\circ}C$	4.5	5.5	
VIL 100	Input Low Voltage	WWW.10	COW.TW	0	0.8	V
VIH 100	Input High Voltage	I.W.W.	COM.TW	2.0	Vcc + 1	V

0005A mil.eps

#### Capacitance (T<sub>4</sub>=25°C, f=1.0 MHz)

SYMBOL	PARAMETER		MAXIMUM <sup>1</sup>	UNITS	TEST CONDITIONS
<b>C</b> <sub>1</sub>	Dedicated Input Capacitance	WW.100Y	10	pf	V <sub>cc</sub> =5.0V, V <sub>IN</sub> =2.0V
<b>C</b> ,	I/O and Clock Capacitance	WW 100	10	pf	$V_{cc}=5.0V, V_{1/0}, V_{x}=2.0V$

#### **Data Retention Specifications**

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	C.M.T.	Years
Erase/Reprogram Cycles	10000	T.Contan	Cycles
			Table 2- 000

<u>w</u>.100Y.COM.

WWW.100Y.COM

any contract

WWW.100

-0M.TM



### Specifications ispLSI 1024/883

#### **Switching Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure 2


3-state levels are measured 0.5V from steady-state active level.

#### **Output Load Conditions (see figure 2)**

Tes	t Condition	R1 🔨	R2	CL	
А	NT.COM	470Ω	390Ω	35pF	
В	Active High	8	390Ω	35pF	
	Active Low	470Ω	390Ω	35pF	
С	Active High to Z at $\mathbf{V}_{OH}$ - 0.5V	$\infty$	390Ω	5pF	
	Active Low to Z at <b>V</b> <sub>OL</sub> + 0.5V	470Ω	390Ω	5pF	

Table 2- 0004A





<sup>6</sup>CL includes Test Fixture and Probe Capacitance.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>3</sup>	MAX.	UNITS
VOL	Output Low Voltage	I <sub>oL</sub> =8 mA	-	NAW	0.4	V
<b>V</b> он	Output High Voltage	I <sub>он</sub> =-4 mA	2.4	WTW	N - <u>-</u> - N	V.
lı∟	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}$ (MAX.)	- T		-10	μA
Ιн	Input or I/O High Leakage Current	$3.5V \le V_{IN} \le V_{CC}$	_	-	10	μA
IL-isp	isp Input Low Leakage Current	$0V \le V_{IN} \le V_{IL}$ (MAX.)	<u> </u>		-150	μA
IL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$	L/T	- 1	-150	μΑ
los <sup>1</sup>	Output Short Circuit Current	$V_{\rm CC} = 5V, \ V_{\rm OUT} = 0.5V$	PT		-200	mA
ICC <sup>2,4</sup>	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 1 MHz$	N.T.W	135	215	mA

1. One output at a time for a maximum duration of one second. V<sub>out</sub> = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2. Measured using six 16-bit counters.

3. Typical values are at  $V_{cc} = 5V$  and  $T_{A} = 25^{\circ}C$ .

4. Maximum I<sub>cc</sub> varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this datasheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I<sub>cc</sub>.
0007A-24 mil

THE LOOV CONTENT



TW-100Y.COM.TW

#### **External Timing Parameters**

PARAMETER	TEST 5	<b>"</b> 2	DESCRIPTION <sup>1</sup>	-	60	UNIT
PARAIVIETER	COND.	#	DESCRIPTION	MIN.	MAX.	
<b>t</b> pd1	Α	1	Data Propagation Delay, 4PT bypass, ORP bypass	- 1	20	ns
tpd2	Α	2	Data Propagation Delay, Worst Case Path	-	25	ns
<b>f</b> max (Int.)	A	3	Clock Frequency with Internal Feedback <sup>3</sup>	60	-	MHz
<b>f</b> max (Ext.)	T	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	38	-	MHz
<b>f</b> max (Tog.)	-	5	Clock Frequency, Max Toggle <sup>4</sup>	83	-	MH:
tsu1	$\overline{U}$	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
tco1	Α	7	GLB Reg. Clock to Output Delay, ORP bypass	26-	13	ns
th1		8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
tsu2	<u></u>	9	GLB Reg. Setup Time before Clock	13	-	ns
tco2	$0\overline{N}$	10	GLB Reg. Clock to Output Delay	75	16	ns
<b>t</b> h2	MO.	11	GLB Reg. Hold Time after Clock	0	- N	ns
tr1	Α	12	Ext. Reset Pin to Output Delay	CNF.	22.5	ns
trw1	<u></u>	13	Ext. Reset Pulse Duration	13		ns
ten	В	14	Input to Output Enable		24	ns
<b>t</b> dis	C	15	Input to Output Disable	- 17	24	ns
twh		16	Ext. Sync. Clock Pulse Duration, High	6	77	ns
twi	00	17	Ext. Sync. Clock Pulse Duration, Low	6	<u></u>	ns
<b>t</b> su5	100,	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	021.	ns
<b>t</b> h5	1 <del>1</del> 0	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	A	ns

2. Refer to Timing Model in this data sheet for further details.

WWW.100Y.CO

3. Standard 16-Bit loadable counter using GRP feedback.

4. fmax (Toggle) may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.

5. Reference Switching Test Conditions Section.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

OM.TW

WWW.100Y.COM

5 TW

WWW.100



## W.100Y.COM. Specifications ispLSI 1024/883

#### Internal Timing Parameters<sup>1</sup>

DOX.CO

PARAMETER	<b>#</b> <sup>2</sup>	DESCRIPTION	-	60	UNITS
WT.Mo		WW 1002. COM.TW W 100 E. COM.I	MIN.	MAX.	
Inputs		WM 100Y. COMTN WWW.100Y. COMTN			
tiobp	20	I/O Register Bypass	-	2.7	ns
tiolat	21	I/O Latch Delay	- 1	4.0	ns
tiosu	22	I/O Register Setup Time before Clock	7.3	_	ns
tioh	23	I/O Register Hold Time after Clock	1.3	_	ns
tioco	24	I/O Register Clock to Out Delay	-	4.0	ns
tior	25	I/O Register Reset to Out Delay	-	3.3	ns
<b>t</b> din	26	Dedicated Input Delay	1	5.3	ns
GRP		TW WWW. 100Y.COM.TW WWWW 100Y.CO	NT.		
tgrp1	27	GRP Delay, 1 GLB Load	EN	2.0	ns
tgrp4	28	GRP Delay, 4 GLB Loads	-1	2.7	ns
tgrp8	29	GRP Delay, 8 GLB Loads	100-	4.0	ns
tgrp12	30	GRP Delay, 12 GLB Loads	DIr	5.0	ns
tgrp16	31	GRP Delay, 16 GLB Loads	- GN	6.0	ns
tgrp24	32	GRP Delay, 24 GLB Loads		8.3	ns
GLB	NON	CONTRA MANNIELOSY.COM TAN MANALOO		T.M	N
<b>t</b> 4ptbp	33	4 Product Term Bypass Path Delay	12	8.6	ns
t1ptxor	34	1 Product Term/XOR Path Delay	0ZC	9.3	ns
t20ptxor	35	20 Product Term/XOR Path Delay	1-00	10.6	ns
txoradj	36	XOR Adjacent Path Delay <sup>3</sup>	1.5	12.7	ns
<b>t</b> gbp	37	GLB Register Bypass Delay	100	1.3	ns
<b>t</b> gsu	38	GLB Register Setup Time before Clock	1.3	-	ns
tgh 🔨	39	GLB Register Hold Time after Clock	6.0	07.	ns
tgco	40	GLB Register Clock to Output Delay	-	2.7	ns
<b>t</b> gr	41	GLB Register Reset to Output Delay	and the	3.3	ns
<b>t</b> ptre	42	GLB Product Term Reset to Register Delay	NTN.	13.3	ns
<b>t</b> ptoe	43	GLB Product Term Output Enable to I/O Cell Delay		12.0	ns
<b>t</b> ptck	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP		WWW.100X.COM.TW WWW.100X.COM.TW	W.	.Ww	001.
torn	45	ORP Delay		3.3	ns
<b>t</b> orp	1	ORP Bypass Delay		0.7	ns

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW



## W.100Y.COM.TW Specifications ispLSI 1024/883

WW.100Y.COM.TW

#### Internal Timing Parameters<sup>1</sup>

LOOX.COM.TW

OM.L		W.IW. COM.L.	MIN.	MAX.	
Outputs					
tob	47	Output Buffer Delay	-	4.0	ns
toen	48	I/O Cell OE to Output Enabled	-	6.7	ns
todis	49	I/O Cell OE to Output Disabled	- N	6.7	ns
Clocks	W	WWW.LOOX.COM	N		
tgy0	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
<b>t</b> gy1/2	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
tgcp	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
tioy2/3	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
tiocp	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Re	set				
tgr	55	Global Reset to GLB and I/O Registers	170	12.0	ns

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.

WWW.10

W.100Y.COM.TW

WWW.100T.COM.TW


WWW.100Y.COM

THE LOOK CONT. IN



### Specifications ispLSI 1024/883

#### ispLSI Timing Model



$$\begin{array}{ll} \textbf{t}h &= \text{Clock (max) + Reg h - Logic} \\ &= (\textbf{t}gy0(max) + \textbf{t}gco + \textbf{t}gcp(max)) + (\textbf{t}gh) - (\textbf{t}iobp + \textbf{t}grp4 + \textbf{t}20ptxor) \end{array}$$


- = (#50 + #40 + #52) + (#39) (#20 + #28 + #35)
- 5.3 ns = (6.0 + 2.7 + 6.6) + (6.0) (2.7 + 2.7 + 10.6)
- tco = Clock (max) + Reg co + Output= (tgy0(max) + tgco + tgcp(max)) + (tgco) + (torp + tob)= (#50 + #40 + #52) + (#40) + (#45 + #47)
- 25.3 ns = (6.0 + 2.7 + 6.6) + (2.7) + (3.3 + 4.0)

1. Calculations are based upon timing specifications for the ispLSI 1024-60.

NW.100Y.COM.




#### Maximum GRP Delay vs GLB Loads



#### **Power Consumption**

Power consumption in the ispLSI 1024/883 device depends on two primary factors: the speed at which the device is operating, and the number of Product Terms used. Figure 3 shows the relationship between power and operating speed.

#### Figure 3. Typical Device Power Consumption vs fmax



Typical Current at 5V, 25°C

ICC can be estimated for the ispLSI 1024 using the following equation:

I<sub>CC</sub> = 42 + (# of PTs \* 0.45) + (# of nets \* Max. freq \* 0.008) where: # of PTs = Number of Product Terms used in design # of nets = Number of Signals used in device Max. freq = Highest Clock Frequency to the device

The I<sub>CC</sub> estimate is based on typical conditions ( $V_{CC} = 5.0V$ , room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of I<sub>CC</sub> is sensitive to operating conditions and the program in the device, the actual I<sub>CC</sub> should be verified.

0127A-24-80-isp



# W.100Y.COM.TW Specifications ispLSI 1024/883

#### **Pin Description**

NAME	JLCC PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 4 - IN 5	2, 15	Input - These pins are dedicated input pins to the device.
ispEN	19	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0 <sup>1</sup>	21	Input - This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 is also used as one of the two control pins for the isp state machine. It is a dedicated input pin when ispEN is logic high.
MODE/IN 3 <sup>1</sup>	55	Input - This pin performs two functions. When ispEN is logic low, it functions as pin to control the operation of the isp state machine. It is a dedicated input pin when ispEN is logic high.
SDO/IN 1 <sup>1</sup>	34	Output/Input - This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. It is a dedicated input pin when ispEN is logic high.
SCLK/IN 2 <sup>1</sup>	49	Input - This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. It is a dedicated input pin when ispEN is logic high.
NC <sup>2</sup>	OV.COM.IW	No Connect
MMM.		WWW.100Y.COM.TW WWW.10
RESET	20	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	16	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	54	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	51	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	50	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND	1, 18, 35, 52	Ground (GND)
vcc	17, 36, 53, 68	Vcc OV

2. NC pins are not to be connected to any active signals, Vcc or GND.

WWW.100

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WT.MO



W.100Y.COM.T Specifications ispLSI 1024/883

WWW.100Y.COM.TW


NW.100Y.COM.TW

#### Pin Configuration

ispLSI 1024/883 68-Pin JLCC Pinout Diagram

WWW.100Y.COM

00X.COM.TW



特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM 11 TATIN 100Y.COA

MT.MO

W100X.COM.TW


WWW.100



## W.100Y.COM. Specifications ispLSI 1024/883

#### Part Number Description

ov.com



#### **Ordering Information**

#### MILITARY/883

		MILITARY/883			
Family	<b>f</b> max (MHz)	<b>t</b> pd (ns)	Ordering Number	SMD #	Package
ispLSI	60	20	ispLSI 1024-60LH/883	5962-9476101MXC	68-Pin JLCC

Note: Lattice Semiconductor recognizes the trend in military device procurement towards WWW. using SMD compliant devices, as such, ordering by this number is recommended.

Table 2-0041A-24-mil

勝 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM

WWW.100

NW.100Y.COM.TW