

L4970A


10A SWITCHING REGULATOR

- 10A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULA-TION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PE-RIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


DESCRIPTION

The L4970A is a stepdown monolithic power switching regulator delivering 10A at a voltage variable from 5.1 to 40V.

BLOCK DIAGRAM




Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4970A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500KHz allows reduction in the size and cost of external filter components.



June 2000 1/21

Symbol	Parameter	Value	Uni
V ₉	Input Voltage	55	V
V ₉	Input Operating Voltage	50	V
V ₇	Output DC Voltage Output Peak Voltage at t = 0.1µs f = 200KHz	-1 M.TW	V
l ₇	Maximum Output Current	Internally Limited	
V ₆	Bootstrap Voltage Bootstrap Operating Voltage	65 V ₉ + 15	V V
V ₃ , V ₁₂	Input Voltage at Pins 3, 12	12	V
V_4	Reset Output Voltage	50	V
1 ₄ CO	Reset Output Sink Current	50	m/
V ₅ , V ₁₀ , V ₁₁ , V ₁₃	Input Voltage at Pin 5, 10, 11, 13	7 COM	V
l ₅	Reset Delay Sink Current	30	m/
I ₁₀	Error Amplifier Output Sink Current	1007.00	Α
I ₁₂	Soft Start Sink Current	30	m/
P _{tot}	Total Power Dissipation at T _{case} < 120°C	30	W
T_j , T_{stg}	Junction and Storage Temperature	-40 to 150	°C

W.100Y.COM.TW PIN CONNECTION (Top view)



THERMAL DATA

Symbol	Parameter	J	Value	Unit
R _{th j-case}	Thermal Resistance Junction-case	max	1	°C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	max	35	°C/W

PIN FUNCTIONS

Nº °	Name	Function
	OSCILLATOR	$R_{\rm osc}$. External resistor connected to ground determines the constant charging current of $C_{\rm osc}$.
2	OSCILLATOR	C_{osc} . External capacitor connected to ground determines (with R_{osc}) the switching frequency.
3	RESET INPUT	Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30 \text{K}\Omega$ resistor when power fail signal not required.
4	RESET OUT	Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe.
5	RESET DELAY	A C _d capacitor connected between this terminal and ground determines the reset signal delay time.
6,0	BOOTSTRAP	A C _{boot} capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor.
7.1	OUTPUT	Regulator Output.
8	GROUND	Common Ground Terminal
9	SUPPLY VOLTAGE	Unregulated Input Voltage.
10	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
11	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1V operation; It is connected via a divider for higher voltages.
12	SOFT START	Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant.
13	SYNC INPUT	Multiple L4970A are synchronized by connecting pin 13 inputs together or via an external syncr. pulse.
14	V _{ref}	5.1V V _{ref} Device Reference Voltage.
15	V _{start}	Internal Start-up Circuit to Drive the Power Stage.

CIRCUIT OPERATION (refer to the block diagram)

The L4970A is a 10A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.

The device can deliver 10A at an output voltage adjustable from 5.1V to 40V, and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

BLOCK DIAGRAM

The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to $5.1V\pm2\%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and the hysteresis prevents instabilities.

An external bootstrap capacitor charged to 12V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50ns. Due to the fast commutation switching frequencies up to 500kHz are possible.

The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1V\pm2\%$ on chip reference. This error signal is then compared with the sawtooth oscillator, in order to generate a fixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and

Figure 1: Feedforward Waveform




Figure 2: Soft Start Function





Figure 3: Limiting Current Function



*5*7.

stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output voltage of 5.1V, higher voltages are obtained by inserting a voltage divider.

At turn on output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor Css and allowed to rise linearly under the charge of an internal constant current source.

Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40kHz oscillator will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures

a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40kHz.


The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by an external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5V the reset output goes low immediately. The reset output is an open collector-drain.

Fig 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5V.

Fig 4B shows the case when the output is 5.1V but the supply voltage is not yet higher than the fixed threshold.

The thermal protection disables circuit operation when the junction temperature reaches about 150°C and has an hysterysis to prevent unstable conditions.

Figure 4: Reset and Power Fail Functions.



NW.100Y.CO **ELECTRICAL CHARACTERISTICS** (Refer to the test circuit, $T_i = 25^{\circ}C$, $V_i = 35V$, $R_4 = 16K\Omega$, DYNAMIC CHARACTERISTICS

Symbol | Section 1997 $C_9 = 2.2$ nF, $f_{SW} = 200$ KHz typ, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
CV_i	input Voltage Range (pin 9)	$V_o = V_{ref}$ to 40V $I_o = 10A$	15	W.100	50	V	5
Vo	Output Votage	$V_i = 15V \text{ to } 50V$ $I_o = 5A; V_o = V_{re}f$	5	5.1	5.2	V	5
ΔV_{o}	Line Regulation	$V_i = 15V \text{ to } 50V$ $I_0 = 5A; V_0 = V_{re}f$	1	12	30	mV	5
ΔV_{o}	Load Regulation	$V_0 = V_{ref}$ $I_0 = 3A \text{ to } 6A$ $I_0 = 2A \text{ to } 10A$	N .	10 20	30 50	mV mV	5
V_d	Dropout Voltage Between Pin 9 and 7	I _o = 5A I _o = 10A		0.55 1.1	0.8 1.6	V	5
I _{7L}	Max. Limiting Current	V _i = 15 to 50V	11	13	15	A	5
N W 100	Efficiency	$I_o = 5A$ $V_o = V_{ref}$ $V_o = 12V$	80	85 92	MM.10	% %	5
	OY.COM.TW		75	80 87	WWW.	% %	0.5
SVR	Supply Voltage Ripple Reject.	$V_i = 2VRMS$; $I_o = 5A$ $f = 100Hz$; $V_o = V_{ref}$	56	60	MM	dB	5
f	Switching Frequency	W.100	180	200	220	KHz	5
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Swiching Frequency	V _i = 15V to 45V	COWI	2	6	%	5
$\frac{\Delta f}{T_j}$	Temperature Stability of Swiching Frequency	T _j = 0 to 125°C	O.COM	1		%	5
f _{max}	Maximum Operating Switching Frequency	$V_0 = V_{ref}; R_4 = 10K\Omega$ $I_0 = 10A; C_9 = 1nF$	500	MTW		KHz	5
/ _{ref} SECTI	ON (pin 14)	LAI MALLIN	1007.00	OMITY		MA	W.100
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.

V_{ref} SECTION (pin 14)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit	Fig.
V_{14}	Reference Voltage	TW WW	5	5.1	5.2	V	7
ΔV_{14}	Line Regulation	V _i = 15V to 50V	N.IV	10	25	mV	7
ΔV_{14}	Load Regulation	I ₁₄ = 0 to 1mA	W.100	20	40	mV	7
$\frac{\Delta V_{14}}{\Delta T}$	Average Temperature Coefficient Reference Voltage	$T_j = 0$ °C to 125°C	M.100	0.4	LTV MTW	mV/°C	7
I _{14 short}	Short Circuit Current Limit	$V_{14} = 0$	111	70	TIV	mA	7

VSTART SECTION (pin 15)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₅	Reference Voltage	COMP	11.4	12	12.6	V	7
ΔV_{15}	Line Regulation	V _i = 15 to 50V		0.6	1.4	V	7
ΔV_{15}	Load Regulation	I ₁₅ = 0 to 1mA	1111	50	200	mV	7
I _{15 short}	Short Circuit Current Limit	V ₁₅ = 0V	WV	80		mA	7

Http://www. 100y. com. tw

L4970A

W.100Y.COM.TW NW.100Y.COM ELECTRICAL CHARACTERISTICS (continued) DC CHARACTERISTICS

	CAL CHARACTERISTICS ACTERISTICS	(continued)					
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fi
V _{9on}	Turn-on Threshold	N.C.	10	111	12	V	7.
V _{9 Hyst}	Turn-off Hysteresys	M.Com	MM	100		V	7.
l _{9Q}	Quiescent Current	$V_{12} = 0$; $S1 = D$	With	13	19	mA	7/
I _{9OQ}	Operating Supply Current	$V_{12} = 0$; $S1 = C$; $S2 = B$	- 14	16	23	mA	7/
I ₇ L	Out Leak Current	$V_i = 55V$; S3 = A; $V_{12} = 0$	11	- 11	2	mA	7/

SOFT START

V.100Y.COM.TW

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
I ₁₂	Soft Start Source Current	$V_{12} = 3V; V_{11} = 0V$	70	100	130	μΑ	7B
V ₁₂	Output Saturation Voltage	$I_{12} = 20 \text{mA}; V_9 = 10 \text{V}$	ali		1		7B
	W W	$I_{12} = 200 \mu A; V_9 = 10 V$	7	A4 .	0.7	V	7B

ERROR AMPLIFIER

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{10H}	High Level Out Voltage	$I_{10} = -100\mu\text{A}; \text{S1} = \text{C}$ $V_{11} = 4.7\text{V}$	6		M.	LOOK .C	7C
V _{10L}	Low Level Out Voltage	$I_{10} = +100\mu A; S1 = C$ $V_{11} = 5.3V;$	MITW		1.2	700 X	7C
I _{10H}	Source Output Current	$V_{10} = 1V; S1 = E$ $V_{11} = 4.7V$	100	150	WW	μΑ	7C
I _{10L}	Sink Output Current	V ₁₀ = 6V; S1 = D V ₁₁ = 5.3V	100	150	WV	μΑ	7C
I ₁₁	Input Bias Current	Rs = 10KΩ	I.Co.	0.4	3 🚺	μА	1017C
Gv	DC Open Loop Gain	$V_{VCM} = 4V;$ $R_S = 10\Omega$	60	(TW		dB	700 <u>4</u> 7.C
SVR	Supply Voltage Rejection	$15 < V_i < 50V;$ $R_S = 10\Omega$	60	80		dB	100X
Vos	Input Offset Voltage	$R_S = 50\Omega$	1001	2	10	mV	$N^{T}D_{\Omega}$
AMP GEI	NERATOR (pin 2)	TW WWW	100X.C	T.Mor	N.	MM	W.100
Symbol	Parameter	Test Condition	Min.	Tvp.	Max.	Unit	Fig.

RAMP GENERATOR (pin 2)

Symbol	Parameter	Test Co	ondition	Min.	Тур.	Max.	Unit	Fig.
V_2	Ramp Valley	S1 = C; S2 =	B	1.2	1.5	TW	V	7A
V_2	Ramp Peak	S1 = C; S2 = B;	$V_i = 15V$ $V_i = 45V$	1.100	2.5 5.5	CIW	V	7A 7A
l ₂	Min. Ramp Current	S1 = A; I ₁ =	100μΑ	400	270	300	μА	7A
l ₂	Max. Ramp Current	S1 = A; I1 =	1mA	2.4	2.7	Mr	mA	7A
/NC FUI	NCTION (pin 13)	COMI	N X	WW.1	ON C	OM	N	WV
Symbol	Parameter	Test Co	ndition	Min	Typ	May	Hnit	Fig


SYNC FUNCTION (pin 13)

12	Max. Kamp Current	ST = A, $TT = TTTA$	2.4	2.1		IIIA	IA
YNC FUN	NCTION (pin 13)	COMIT	WW.1	ON C	$0_{M^{-1}}$	N	WW
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₃	Low Input Voltage	$V_i = 15V \text{ to } 50V; V_{12} = 0;$ S1 = C; S2 = B; S4 = B	-0.3	100 1	0.9	V	7A
V ₁₃	High Input voltage	V ₁₂ = 0; S1 = C; S2 = B; S4 = B	3.5	V.100	5.5	V	7A
I _{13L}	Sync Input Current with Low Input Voltage	$V_{13} = V_2 = 0.9V; S4 = A;$ S1 = C; S2 = B	W		0.4	mA	7A
I _{13H}	Input Current with High Input Voltage	V ₁₃ = 3.5V; S4 = A; S1 = C; S2 = B			2	mA	7A
V_{13}	Output Amplitude	101.100 r.	4	5		V	_
t _W	Output Pulse Width	$V_{thr} = 2.5V$	0.3	0.5	0.8	μs	_

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{11R}	Rising Threshold Voltage (pin 11)	$V_i = 15 \text{ to } 50V$ $V_3 = 5.3V$	V _{ref} -120	V _{ref} -100	V _{ref} -80	V mV	7D
V _{11F}	Falling Threshold Voltage (pin 11)	Vi = 15 to 50V $V_3 = 5.3V$	4.77	V _{ref} -200	V _{ref} -160	V mV	7D
V_{5H}	Delay High Threshold Voltage	$V_i = 15 \text{ to } 50V$ $V_{14} = V_{11}$ $V_3 = 5.3V$	4.95	5.1	5.25	VI	7D
V _{5L}	Delay Low Threshold Voltage	Vi = 15 to 50V $V_{14} = V_{11}$ $V_3 = 5.3V$	1	1.1	1.2	OV.T	7D
-l _{5SO}	Delay Source Current	$V_3 = 5.3V$; $V_5 = 3V$	40	60	80	μΑ	7D
I _{5SI}	Delay Sink Current	$V_3 = 4.7V; V_5 = 3V$	10	M	v.100 x	mA	7D
V _{4S}	Out Saturation Voltage	$I_4 = 15mA; S1 = B$ $V_3 = 4.7V$	N	WW	0.4	V TCO	7D
I ₄ 00	Output Leak Current	$V_4 = 50V$; S1 = A $V_3 = 5.3V$		W	100	μΑ	7D
V_{3R}	Rising Threshold Voltage	$V_{11} = V_{14}$	4.95	5.1	5.25	V	7D
V _{3H}	Hysteresys	WW 1007.	0.4	0.5	0.6	OA	7D
l ₃	Input Bias Current	MAN	TW.	1	3	μA	7D

Figure 5: Test and Evaluation Board Circuit




 $V_0 = V_{REF}; \ V_0 = V_{REF}; \ V_0 = 10A; \ f_{SW} = 200 KHz)$ $V_0 = V_{RIPPLE} = 30 \text{mV (at } 10A) \text{ with output filter capacitor } ESR \le 60 \text{m}\Omega$ $V_0 = V_{RIPPLE} = 30 \text{mV (V} = 15 \text{ to } 50 \text{V})$ $V_0 = V_{REF} = V_0 = V_{REF} = V_0 = V$ WWW.100Y.COM.TW

Load regulation = 15mV (I₀ = 2 to 10A)

For component values, refer to test circuit part list.

Figure 6a: P.C. Board (components side) and Components Layout of Figure 5 (1:1 scale).



PARTS LIST

$R_1 = 30K\Omega$	C_1 , $C_2 = 3300 \mu F 63 V_L EYF (ROE)$				
$R_2 = 10K\Omega$	C_3 , C_4 , C_5 , $C_6 = 2.2 \mu F$				
$R_3 = 15K\Omega$	C ₇ = 390pF Film				
$R_4 = 16K\Omega$	C ₈ = 22nF MKT 1817 (ERO)				
$R_5 = 22\Omega \ 0.5W$	MAN TO A COMP				
R ₆ = 4K7	C ₉ = 2.2nF KP1830				
$R_7 = 10\Omega$	C ₁₀ = 220nF MKT				
R ₈ = see tab. A	C ₁₁ = 2.2nF MP1830				
R ₉ = OPTION	** C_{12} , C_{13} , $C_{14} = 220 \mu F 40 V_L EKR$				
$R_{10} = 4K7$	$C_{15} = 1\mu F$ Film				
$R_{11} = 10\Omega$	WW. 1001.				
D1 = MBR 1560	CT (or 16A/60V or equivalent)				
L1 = 40μH	core 58071 MAGNETICS 27 TURNS Ø 1,3mm (AWG 16) COGEMA 949178				

^{* 2} capacitors in parallel to increase input RMS current capability WWW.100Y.COM.7 ** 3 capacitors in parallel to reduce total output ESR

Table A

V ₀	R ₉	R ₇		
12V	4.7kΩ	6.2kW		
15V	4.7kΩ	9.1kΩ		
18V	4.7kΩ	$12k\Omega$		
24V	4.7kΩ	18kΩ		

SUGGESTED BOOTSTRAP CAPACITORS

Operating Frequency	Bootstrap Cap.c10		
f = 20KHz	≥680nF		
f = 50KHz	COM≥470nF		
f = 100KHz	≥330nF		
f = 200KHz	≥220nF		
f = 500KHz	≥100nF		

Figure 6b: P.C. Board (Back side) and Components Layout of the Circuit of Fig. 5. (1:1 scale)





Figure 7: DC Test Circuits



57

W.100Y.COM.TW Figure 7A

V.100Y.COM.TW




Figure 7B




Figure 7D




Figure 7C




Figure 8: Quiescent Drain Current vs. Supply Voltage (0% duty cycle - see fig. 7A).




Figure 10: Quiescent Drain Current vs. Duty Cycle




Figure 12: Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7)




Figure 9: Quiescent Drain Current vs. Junction Temperature (0% duty cycle).




Figure 11: Reference Voltage (pin14) vs. V_i (see fig. 7)




Figure 13: Reference Voltage (pin15) vs. V_i (see fig. 7)




Figure 14: Reference Voltage (pin 15) vs. Junction Temperature (see fig. 7)




Figure 16: Switching Frequency vs. Input Voltage (see fig. 5)




Figure 18: Switching Frequency vs. R4 (see fig. 5)




Figure 15: Reference Voltage 5.1V (pin 14) Supply Voltage Ripple Rejection vs. Frequency




Figure 17: Switching Frequency vs. Junction Temperature (see fig 5)




Figure 19: Max. Duty Cycle vs. Frequency




Figure 20: Supply Voltage Ripple Rejection vs. Frequency (see fig. 5)




Figure 22: Load Transient Response (see fig. 5)




Figure 24: Dropout Voltage Between Pin 9 and Pin 7 vs. Junction Temperature




Figure 21: Line Transient Response (see fig. 5)




Figure 23: Dropout Voltage Between Pin 9 and Pin 7 vs. Current at Pin 7




Figure 25: Power Dissipation (device only) vs. Input Voltage




Figure 26: Power Dissipation (device only) vs. Output Voltage




Figure 28: Efficiency vs. Output Current




Figure 30: Efficiency vs. Output Voltage




Figure 27: Heatsink Used to Derive the Device's Power Dissipation




Figure 29: Efficiency vs. Output Voltage






Figure 31: Open Loop Frequency and Phase Response of Error Amplifier (see fig.7C)








Figure 33: A5.1V/12V Multiple Supply. Note the Synchronization between the L4970A and the L4974A




Figure 34: 5.1V / 10A Low Cost Application






Figure 35: 10A Switching Regulator, Adjustable from 0V to 25V.



W.100Y.COM.TW Figure 36: L4970A's Sync. Example

WW.100Y.COM.T

V.100Y.COM.TW



DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	T.A.		5	$\sqrt{100}$	- c(0.197
В	TW		2.65	×110	01.0	0.104
C			1.6	1111	on V.C	0.063
D (Mir	_{≪1} 1		WW.	0.039	CO_{M_i}
E	0.49		0.55	0.019	700 -	0.022
É	0.66		0.75	0.026	1100	0.030
G	1.02	1.27	1.52	0.040	0.050	0.060
G1	17.53	17.78	18.03	0.690	0.700	0.710
H1	19.6	TY		0.772	-xxi 1	01.
H2	4 . C O 3		20.2	W	N	0.795
F	21.9	22.2	22.5	0.862	0.874	0.886
L1	21.7	22.1	22.5	0.854	0.870	0.886
L2	17.65		18.1	0.695	Mari	0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
М	4.25	4.55	4.85	0.167	0.179	0.191
M1	4.63	5.08	5.53	0.182	0.200	0.218
S	1.9	U -	2.6	0.075		0.102
S1	1.9	001.	2.6	0.075		0.102
Dia1	3.65	. NO.	3.85	0.144		0.152

OUTLINE AND MECHANICAL DATA

