ST.

L4975A


5A SWITCHING REGULATOR

- 5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- 0 TO 90% DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULA-TION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1V ± 2% ON CHIP REFERENCE
- RESET AND POWER FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYS-TERETIC TURN-ON
- PWM LATCH FOR SINGLE PULSE PER PE-RIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500KHz
- THERMAL SHUTDOWN
- CONTINUOUS MODE OPERATION


DESCRIPTION

The L4975A is a stepdown monolithic power switching regulator delivering 5A at a voltage variable from 5.1 to 40V.

BLOCK DIAGRAM



Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4975A include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500KHz allows reduction in the size and cost of external filter components.




June 2000

V.100Y.COM.TW L4975A

WWW.100Y.COM.TW

Symbol	Parameter	Value	Un
V ₉	Input Voltage	0 55	V
V ₉	Input Operating Voltage	50	V
V7	Output DC Voltage Output Peak Voltage at t = 0.1µs f = 200KHz	.100 ² 1 C-7 ^{NI} .TW	V V
Iz Iz	Maximum Output Current	Internally Limited	_
V ₆	Bootstrap Voltage Bootstrap Operating Voltage	65 V ₉ + 15	V V
V ₃ , V ₁₂	Input Voltage at Pins 3, 12	12	V
V ₄	Reset Output Voltage	50	V
	Reset Output Sink Current	50	m
V5, V10, V11, V13	Input Voltage at Pin 5, 10, 11, 13	NW. TOT COM	V
I ₅	Reset Delay Sink Current	30	m/
I ₁₀	Error Amplifier Output Sink Current	1007.00	A
I ₁₂	Soft Start Sink Current	30	m/
P _{tot}	Total Power Dissipation at T _{case} < 120°C	30	W
T _j , T _{stg}	Junction and Storage Temperature	-40 to 150	°C

N.100Y.COM.TW **PIN CONNECTION** (Top view)



THERMAL DATA

Symbol	Parameter	N.	Value	Unit
R _{th j-case} R _{th j-amb}	Thermal Resistance Junction-case Thermal Resistance Junction-ambient	max max	1 35	°C/W °C/W
	WWW.L	-		

57

PIN FUNCTIONS

N°	Name	Function
	OSCILLATOR	$R_{\rm osc}.$ External resistor connected to ground determines the constant charging current of $C_{\rm osc}.$
2	OSCILLATOR	C_{osc} . External capacitor connected to ground determines (with R_{osc}) the switching frequency.
3	RESET INPUT	Input of Power Fail Circuit. The threshold is 5.1V. It may be connected via a divider to the input for power fail function. It must be connected to the pin 14 an external $30K\Omega$ resistor when power fail signal not required.
4	RESET OUT	Open Collector Reset/power Fail Signal Output. This output is high when the supply and the output voltages are safe.
5	RESET DELAY	A C_d capacitor connected between this terminal and ground determines the reset signal delay time.
6	BOOTSTRAP	A C _{boot} capacitor connected between this terminal and the output allows to drive properly the internal D-MOS transistor.
7	OUTPUT	Regulator Output.
8	GROUND	Common Ground Terminal
9	SUPPLY VOLTAGE	Unregulated Input Voltage.
10	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
11	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1V operation; It is connected via a divider for higher voltages.
12	SOFT START	Soft Start Time Constant. A capacitor is connected between thi sterminal and ground to define the soft start time constant.
13	SYNC INPUT	Multiple L4975A are synchronized by connecting pin 13 inputs together or via an external syncr. pulse.
14	V _{ref}	5.1V V _{ref} Device Reference Voltage.
15	V _{start}	Internal Start-up Circuit to Drive the Power Stage.

CIRCUIT OPERATION (refer to the block diagram)

The L4975A is a 5A monolithic stepdown switching regulator working in continuous mode realized in the new BCD Technology. This technology allows the integration of isolated vertical DMOS power transistors plus mixed CMOS/Bipolar transistors.

The device can deliver 5A at an output voltage adjustable from 5.1V to 40V, and contains diagnostic and control functions that make it particularly suitable for microprocessor based systems.

BLOCK DIAGRAM

The block diagram shows the DMOS power transistor and the PWM control loop. Integrated functions include a reference voltage trimmed to $5.1V \pm 2\%$, soft start, undervoltage lockout, oscillator with feedforward control, pulse by pulse current limit, thermal shutdown and finally the reset and power fail circuit. The reset and power fail circuit provides an output signal for a microprocessor indicating the status of the system.

Device turn on is around 11V with a typical 1V hysteresis, this threshold provides a correct voltage for the driving stage of the DMOS gate and the hysteresis prevents instabilities.

An external bootstrap capacitor charged to 12V by an internal voltage reference is needed to provide correct gate drive to the power DMOS. The driving circuit is able to source and sink peak currents of around 0.5A to the gate of the DMOS transistor. A typical switching time of the current in the DMOS transistor is 50ns. Due to the fast commutation switching frequencies up to 500kHz are possible.

The PWM control loop consists of a sawtooth oscillator, error amplifier, comparator, latch and the output stage. An error signal is produced by comparing the output voltage with the precise $5.1V \pm$ 2% on chip reference. This error signal is then compared with the sawtooth oscillator, in order to generate a fixed frequency pulse width modulated drive for the output stage. A PWM latch is included to eliminate multiple pulsing within a period even in noisy environments. The gain and










Figure 2: Soft Start Function





Figure 3: Limiting Current Function





stability of the loop can be adjusted by an external RC network connected to the output of the error amplifier. A voltage feedforward control has been added to the oscillator, this maintains superior line regulation over a wide input voltage range. Closing the loop directly gives an output voltage of 5.1V, higher voltages are obtained by inserting a voltage divider.

At turn on output overcurrents are prevented by the soft start function (fig. 2). The error amplifier is initially clamped by an external capacitor Css and allowed to rise linearly under the charge of an internal constant current source.

Output overload protection is provided by a current limit circuit (fig. 3). The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold the output of the comparator sets a flip flop which turns off the power DMOS. The next clock pulse, from an internal 40kHz oscillator will reset the flip flop and the power DMOS will again conduct. This current protection method, ensures

Figure 4: Reset and Power Fail Functions.


a constant current output when the system is overloaded or short circuited and limits the switching frequency, in this condition, to 40kHz.

The Reset and Power fail circuitry (fig 4) generates an output signal when the supply voltage exceeds a threshold programmed by an external voltage divider. The reset signal, is generated with a delay time programmed by an external capacitor on the delay pin. When the supply voltage falls below the threshold or the output voltage goes below 5V the reset output goes low immediately. The reset output is an open collector-drain.

Fig 4A shows the case when the supply voltage is higher than the threshold, but the output voltage is not yet 5V.

Fig 4B shows the case when the output is 5.1V but the supply voltage is not yet higher than the fixed threshold.

The thermal protection disables circuit operation when the junction temperature reaches about 150°C and has an hysterysis to prevent unstable conditions.



V.100Y.COM.TW L4975A

NW.100Y.CO **ELECTRICAL CHARACTERISTICS** (Refer to the test circuit, $T_j = 25^{\circ}C$, $V_i = 35V$, $R_4 = 16K\Omega$, $C_9 = 2.2nF$, $f_{SW} = 200KHz$ typ, unless otherwise specified) DYNAMIC CHARACTERISTICS W.100Y.CON

RUWW.100Y.COM.TW

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
C V _i	input Voltage Range (pin 9)	$V_o = V_{ref}$ to 40V $I_o = 5A$	15	W.100	50	V	5
Vo	Output Votage	$V_i = 15V \text{ to } 50V$ $I_o = 3A; V_o = V_{re}f$	5	5.1	5.2	V	5
ΔVo	Line Regulation	$V_i = 15V \text{ to } 50V$ $I_0 = 2A; V_0 = V_{re}f$	4	12	30	mV	5
ΔVo	Load Regulation		4	10 20	30 50	mV mV	5
Vd	Dropout Voltage Between Pin 9 and 7	$I_o = 3A$ $I_o = 5A$	N	0.4 0.55	0.6 0.8	V V	5
I _{7L}	Max. Limiting Current	$V_i = 15 \text{ to } 50V$ $V_o = V_{ref} \text{ to } 40V$	5.5	6.5	7.5	A	5
n 100	Efficiency	$ I_o = 3A \\ V_o = V_{ref} \\ V_o = 12V $	70	75 80	WW.1	% %	5
MMM'	100Y.COM.TW	$ I_o = 5A V_o = V_{ref} V_o = 12V $	80	85 92	MMA	% %	5
SVR	Supply Voltage Ripple Reject.	$V_i = 2VRMS; I_o = 3A$ f = 100Hz; $V_o = V_{ref}$	56	60	WW	dB	5
f	Switching Frequency	Yan	180	200	220	KHz	5
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Swiching Frequency	V _i = 15V to 45V	L.COM	2	6	%	5
$\frac{\Delta f}{T_j}$	Temperature Stability of Swiching Frequency	$T_j = 0$ to 125°C	N.CON			%	5
f _{max}	Maximum Operating Switching Frequency	$V_0 = V_{ref}; R_4 = 10K\Omega$ $I_0 = 5A; C_9 = 1nF$	500	W.L.		KHz	5

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₄	Reference Voltage	L.L.	5	5.1	5.2	V	7
ΔV_{14}	Line Regulation	V _i = 15V to 50V	N 1001	10	25	mV	7
ΔV_{14}	Load Regulation	I ₁₄ = 0 to 1mA	100	20	40	mV 🔨	7
$\frac{\Delta V_{14}}{\Delta T}$	Average Temperature Coefficient Reference Voltage	$T_j = 0^{\circ}C$ to $125^{\circ}C$	NW.10	0.4	MT.IM	mV/°C	7
14 short	Short Circuit Current Limit	$V_{14} = 0$	I.W.T	70	D _M .,	mA	7

V_{START} SECTION (pin 15)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V ₁₅	Reference Voltage	DY.C. M.TW	11.4	12	12.6	V	7
ΔV_{15}	Line Regulation	V _i = 15 to 50V	WW	0.6	1.4	V	7
ΔV_{15}	Load Regulation	I ₁₅ = 0 to 1mA	VIX	50	200	mV	7
I _{15 short}	Short Circuit Current Limit	V ₁₅ = 0V		80		mA	7

L4975A

W.100Y.COM.TW WW.100X.COM ELECTRICAL CHARACTERISTICS (continued) DC CHARACTERISTICS

WWW.100Y.COM.TW

<u>r</u>.com.TW

	CAL CHARACTERISTICS ACTERISTICS	(continued)					
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig
V _{9on}	Turn-on Threshold	NT.W	10	11	12	V	7A
V9 Hyst	Turn-off Hysteresys	NT.COM	MW	1.0		V	7A
l _{9Q}	Quiescent Current	V ₁₂ = 0; S1 = D	War	13	19	mA	7A
I _{9OQ}	Operating Supply Current	V ₁₂ = 0; S1 = C; S2 = B		16	23	mA	7A
ITL	Out Leak Current	$V_i = 55V; S3 = A; V_{12} = 0$	N	1	2	mA	7A

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig
I ₁₂	Soft Start Source Current	$V_{12} = 3V; V_{11} = 0V$	70	100	130	μA	7B
V ₁₂	Output Saturation Voltage	$I_{12} = 20 \text{mA}; V_9 = 10 \text{V}$	Ţ	W	1	T CV	7B
	W WT	$I_{12} = 200 \mu A; V_9 = 10V$	4		0.7	V	7B

ERROR AMPLIFIER

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{10H}	High Level Out Voltage	$ I_{10} = -100 \mu A; S1 = C \\ V_{11} = 4.7 V $	6	4	N.V.	.00V.C	7C
V _{10L}	Low Level Out Voltage	$I_{10} = +100\mu A; S1 = C$ $V_{11} = 5.3V;$	N.TW		1.2	100	70
I _{10H}	Source Output Current	$V_{10} = 1V; S1 = E$ $V_{11} = 4.7V$	100	150	WW	μA	70
I _{10L}	Sink Output Current	$V_{10} = 6V; S1 = D$ $V_{11} = 5.3V$	100	150	WW	μA	7C
111 N	Input Bias Current	Rs = 10KΩ		0.4	3	μA	102
Gv	DC Open Loop Gain	$V_{VCM} = 4V;$ R _S = 10 Ω	60	WT.	7	dB	1007.
SVR	Supply Voltage Rejection	$15 < V_i < 50V;$ R _S = 10 Ω	60	80		dB	1.1001
Vos	Input Offset Voltage	$R_{S} = 50\Omega$	01.	2	10	mV	N.LOU
MP GEN	NERATOR (pin 2)	IM WALL	00X.C.	T.Mo	N	An	W.10
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.

Symbol	Parameter	Test Co	ondition	Min.	Тур.	Max.	Unit	Fig.
V_2	Ramp Valley	S1 = C; S2 =	В	1.2	1.5	W	V 🔨	7A
V ₂	Ramp Peak	S1 = C	Vi = 15V	d.102	2.5	I	V	7A
	N 1 1007.	S2 = B	$V_i = 45V$	100	5.5		V	7A
I ₂	Min. Ramp Current	S1 = A; I ₁ = '	Ι00μΑ		270	300	μΑ	7A
l ₂	Max. Ramp Current	S1 = A; I1 =	1mA	2.4	2.7	Nr.	mA	7A
NC FUN	NCTION (pin 13)	COM.I		WW.1	N.V.C	0 _{W'r}	N	NV.
Symbol	Baramotor	Tost Co	ndition	Min	Typ	Max	Unit	Fig

Max. Ramp Current	51 = A, 11 = 111A	2.4	2.1		IIIA	7A
ICTION (pin 13)	COM.TW	I.WW.I	N.V.C	0 _{W'1}	N	WW
Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
Low Input Voltage	$V_i = 15V \text{ to } 50V; V_{12} = 0;$ S1 = C; S2 = B; S4 = B	-0.3	.100 1.	0.9	V	7A
High Input voltage	V ₁₂ = 0; S1 = C; S2 = B; S4 = B	3.5	N.100	5.5	V	7A
Sync Input Current with Low Input Voltage	$V_2 = V_{13} = 0.9V;$ S4 = A; S1 = C; S2 = B	WV	14	0.4	mA	7A
Input Current with High Input Voltage	$V_{13} = 3.5V; S4 = A;$ S1 = C; S2 = B			2	mA	7A
Output Amplitude	N.100 1.	4	5		V	-
Output Pulse Width	$V_{thr} = 2.5V$	0.3	0.5	0.8	μs	-
	CTION (pin 13) Parameter Low Input Voltage High Input voltage Sync Input Current with Low Input Voltage Input Current with High Input Voltage Output Amplitude	VCTION (pin 13)ParameterTest ConditionLow Input Voltage $V_i = 15V \text{ to } 50V; V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ High Input voltage $V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ Sync Input Current with Low Input Voltage $V_2 = V_{13} = 0.9V; S4 = A;$ $S1 = C; S2 = B$ Input Current with High Input Voltage $V_{13} = 3.5V; S4 = A;$ $S1 = C; S2 = B$ Output AmplitudeOutput Amplitude	NCTION (pin 13)ParameterTest ConditionMin.Low Input Voltage $V_i = 15V \text{ to } 50V; V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ -0.3High Input voltage $V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ 3.5Sync Input Current with Low Input Voltage $V_2 = V_{13} = 0.9V; S4 = A;$ $S1 = C; S2 = B$ 3.5Input Current with High Input Voltage $V_{13} = 3.5V; S4 = A;$ $S1 = C; S2 = B$ 4	NCTION (pin 13)ParameterTest ConditionMin.Typ.Low Input Voltage $V_i = 15V \text{ to } 50V; V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ -0.3High Input voltage $V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ 3.5Sync Input Current with Low Input Voltage $V_2 = V_{13} = 0.9V; S4 = A;$ $S1 = C; S2 = B$ Input Current with High Input Voltage $V_{13} = 3.5V; S4 = A;$ $S1 = C; S2 = B$ Output Amplitude45	NCTION (pin 13)ParameterTest ConditionMin.Typ.Max.Low Input Voltage $V_i = 15V \text{ to } 50V; V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ -0.3 0.9 High Input voltage $V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ 3.5 5.5 Sync Input Current with Low Input Voltage $V_2 = V_{13} = 0.9V; S4 = A;$ $S1 = C; S2 = B$ 0.4 Input Current with High Input Voltage $V_{13} = 3.5V; S4 = A;$ $S1 = C; S2 = B$ 2 Output Amplitude 4 5	NCTION (pin 13)ParameterTest ConditionMin.Typ.Max.UnitLow Input Voltage $V_i = 15V$ to $50V; V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ -0.3 0.9 V High Input voltage $V_{12} = 0;$ $S1 = C; S2 = B; S4 = B$ 3.5 5.5 V Sync Input Current with Low Input Voltage $V_2 = V_{13} = 0.9V; S4 = A;$ $S1 = C; S2 = B$ 0.4 mAInput Current with Input Voltage $V_{13} = 3.5V; S4 = A;$ $S1 = C; S2 = B$ 2 mAOutput Amplitude 4 5 V

- 6	-
	Y.


JOY.COM.TV

V.100Y.COM.TW L4975A

ELECTRICAL CHARACTERISTICS (continued) **RESET AND POWER FAIL FUNCTIONS**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	Fig.
V _{11R}	Rising Threshold Voltage (pin 11)	$V_i = 15 \text{ to } 50V$ $V_3 = 5.3V$	V _{ref} –120	V _{ref} –100	V _{ref} -80	V mV	7D
V _{11F}	Falling Threshold Voltage (pin 11)	Vi = 15 to 50V $V_3 = 5.3V$	4.77	V _{ref} –200	V _{ref} –160	V mV	7D
V _{5H}	Delay High Threshold $V_i = 15 \text{ to } 50V$ Voltage $V_{11} = V_{14}$	4.95	5.1	5.25	V	7D	
V _{5L}	Delay Low Threshold Voltage	$Vi = 15 \text{ to } 50V \\ V_{11} = V_{14} \qquad V_3 = 5.3V$	1	1.1	1.2	OV.	7D
-l _{5SO}	Delay Source Current	$V_3 = 5.3V; V_5 = 3V$	40	60	80	μA	7D
I _{5SI}	Delay Sink Current	$V_3 = 4.7V; V_5 = 3V$	10	M.	N.1001	mA	7D
V _{4S}	Out Saturation Voltage	I ₄ = 15mA; S1 = B V ₃ = 4.7V		WW	0.4	V	7D
NI400	Output Leak Current	$V_4 = 50V; S1 = A$ $V_3 = 5.3V$			100	μA	7D
V _{3R}	Rising Threshold Voltage	$V_{11} = V_{14}$	4.95	5.1	5.25	V	7D
V _{3H}	Hysteresys	W 100X.	0.4	0.5	0.6	V	7D
13	Input Bias Current	WWWWWWWWWWW	WT.	1	3	μA	7D

Figure 5: Test and Evaluation Board Circuit



51

TYPICAL PERFORMANCES (using evaluation board) :

n = 83% (V_i = 35V; V_o = V_{REF}; I_o = 5A; f_{SW} = 200KHz)


 $V_{o RIPPLE} = 30 mV$ (at 5A) with output filter capacitor ESR $\leq 60 m\Omega$

Line regulation = 5mV (V_i = 15 to 50V)

Load regulation = $15mV (I_0 = 2 \text{ to } 5A)$

..əı. WWW.100Y.COM.TW For component values, refer to test circuit part list.





W.100Y.COM. Figure 6a: P.C. Board (components side) and Components Layout of Figure 5 (1:1 scale).

PARTS LIST

V.100Y.COM.TW

PARTS LIST	W.100Y.COM.TW
R ₁ = 30KΩ	$C_1, C_2 = 3300 \mu F 63 V_L EYF (ROE$
R ₂ = 10KΩ	$C_3, C_4, C_5, C_6 = 2.2 \mu F$
R ₃ = 15KΩ	C ₇ = 390pF Film
R ₄ = 16KΩ	C ₈ = 22nF MKT 1817 (ERO)
$R_5 = 22\Omega 0.5W$	NWW.P N. COMP.
R ₆ = 4K7	C ₉ = 2.2nF KP1830
R ₇ = 10Ω	C ₁₀ = 220nF MKT
R ₈ = see tab. A	C ₁₁ = 2.2nF MP1830
$R_9 = OPTION$	**C ₁₂ , C ₁₃ , C ₁₄ = 220μF 40V _L EKR
R ₁₀ = 4K7	$C_{15} = 1 \mu F$ Film
R ₁₁ = 10Ω	WW 100Y. M.T
D1 = MBR 760C	T (or 7.5A/60V or equivalent)
L1 = 80µH	core 58930 MAGNETICS 24 TURNS Ø 1.1mm (AWG 17) COGEMA 949178

V ₀	R ₉	R ₇	00
12V	4.7kΩ	6.2kW	100
15V	4.7kΩ	9.1kΩ	
18V	4.7kΩ	12kΩ	d 1
24V	4.7kΩ	18kΩ	1.1

Table B

SUGGESTED BOOTSTRAP CAPACITORS

Operating Frequency	Bootstrap Cap.c10			
f = 20KHz	≥680nF			
f = 50KHz	2470nF			
f = 100KHz	≥330nF			
f = 200KHz	≥220nF			
f = 500KHz	≥100nF			

* 2 capacitors in parallel to increase input RMS current capability WWW.100Y.COM ** 3 capacitors in parallel to reduce total output ESR

57

W.100Y.CO











Figure 7: DC Test Circuits



WWW.

勝特力材料	886-3-5753170
胜特力电子(上海)	86-21-54151736
胜特力电子(深圳)	86-755-83298787
Http://www.	100y. com. tw





Figure 7B

V.100Y.COM.TW



.COM.TW

57

N.100Y.COM.TW L4975A

NW.100Y.CO Figure 7D






Figure 7C












Figure 10: Quiescent Drain Current vs. Duty Cycle








Figure 9: Quiescent Drain Current vs. Junction Temperature (0% duty cycle).




Figure 11: Reference Voltage (pin14) vs. Vi (see fig. 7)






Figure 13: Reference Voltage (pin15) vs. V_i (see fig. 7)



L4975A










Figure 18: Switching Frequency vs. R4 (see fig. 5)







Figure 15: Reference Voltage 5.1V (pin 14) Supply Voltage Ripple Rejection vs. Frequency













L4975A

W.100Y.COM.TW Figure 20: Supply Voltage Ripple Rejection vs. Frequency (see fig. 5)

V.100Y.COM.TW




Figure 22: Load Transient Response (see fig. 5)




Figure 24: Dropout Voltage Between Pin 9 and Pin 7 vs. Junction Temperature




Figure 21: Line Transient Response (see fig. 5)




Figure 23: Dropout Voltage Between Pin 9 and Pin 7 vs. Current at Pin 7







Figure 25: Power Dissipation (device only) vs. Input Voltage



V.100Y.COM.TW L4975A

Figure 26: Power Dissipation (device only) vs. **Output Voltage**








Figure 30: Efficiency vs. Output Voltage





Figure 27: Heatsink Used to Derive the Device's **Power Dissipation**









Figure 31: Open Loop Frequency and Phase Response of Error Amplifier (see fig.7C)







V.100Y.COM.TW

W.100X.COM.TW





Figure 33: 5.1V/12V Multiple Supply. Note the Synchronization between the L4975A and the L4974A



17/21





Figure 34: 5.1V / 5A Low Cost Application

Figure 35: 5A Switching Regulator, Adjustable from 0V to 25V.




57

18/21





N.100Y.COM.TW





57

L4975A

DIM.	mm			inch			
DIN.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А	TN		5	N 100	N	0.197	
В	WT.		2.65		ov.c.	0.104	
C	1		1.6	MM'r.	N.C	0.063	
D	M.L.	1		. WIX	0.039	coN	
E	0.49	7	0.55	0.019	1001	0.022	
F.C	0.66	N	0.75	0.026		0.030	
G	1.02	1.27	1.52	0.040	0.050	0.060	
G1	17.53	17.78	18.03	0.690	0.700	0.710	
H1	19.6	WTA		0.772	1	01.0	
H2		N. T.	20.2	W	1 11	0.795	
N.1.	21.9	22.2	22.5	0.862	0.874	0.886	
_L1 (21.7	22.1	22.5	0.854	0.870	0.886	
L2	17.65		18.1	0.695		0.713	
L3	17.25	17.5	17.75	0.679	0.689	0.699	
L4	10.3	10.7	10.9	0.406	0.421	0.429	
L7	2.65		2.9	0.104		0.114	
M	4.25	4.55	4.85	0.167	0.179	0.191	
M1	4.63	5.08	5.53	0.182	0.200	0.218	
S	1.9	0 - 0	2.6	0.075		0.102	
S1	1.9	001.0	2.6	0.075		0.102	
Dia1	3.65	. No	3.85	0.144		0.152	

TWW.100Y.COM.TW





57