.F147/LF347 Wide Bandwidth

Quad

JFET Input Operational Amplifiers

December 1994

5 mV max

0.01 pA/_vHz

50 pA

4 MHz

13 V/µs

7.2 mA

 $10^{12}\Omega$

50 Hz

2 µs

< 0.02%

National Semiconductor

LF147/LF347 Wide Bandwidth **Quad JFET Input Operational Amplifiers**

General Description

WWW.100Y.COM


The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

Features

- Internally trimmed offset voltage
- Low input bias current ۰. Low input noise current
- Wide gain bandwidth
- High slew rate
- Low supply current
- High input impedance
- Low total harmonic distortion $A_V = 10$, Ξ.
- $R_L = 10k, V_O = 20 V_Pp, BW = 20 H_z 20 kH_z$
- Low 1/f noise corner
- Fast settling time to 0.01%

Connection Diagram



RRD-B30M115/Printed in U. S. A.

© 1995 National Semiconductor Corporation TL/H/5647

00Y.COM.TW

WW.100Y.COM.TW

WWW.100<u>X</u>.COM.TW Absolute Maximum Ratings

WW.100Y.COM.TW

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

WWW.100Y.COM.TW

100X.COM.TW

	LF147	LF347B/LF347
Supply Voltage	±22V	±18V
Differential Input Voltage	$\pm 38V$	±30V
Input Voltage Range (Note 1)	±19V	±15V
Output Short Circuit Duration (Note 2)	Continuous	Continuous
Power Dissipation (Notes 3 and 9)	900 mW	1000 mW
T _i max	150°C	150°C
θ _{jA}		
Cavity DIP (D) Package	80°C/W	
Ceramic DIP (J) Package	70°C/W	
Plastic DIP (N) Package	75°C/W	
Surface Mount Narrow (M	100°C/W	
Surface Mount Wide (WM	A)	85°C/W

	LF147	LF347B/LF347
Operating Temperature Range	(Note 4)	(Note 4)
Storage Temperature		
Range	-65°	C≤T _A ≤150°C
Lead Temperature (Soldering, 10 sec.)	260°C	260°C
Soldering Information		
Dual-In-Line Package Soldering (10 seconds) Small Outline Package		260°C
Vapor Phase (60 second Infrared (15 seconds)	ls)	215°C 220°C
See AN-450 "Surface Mour on Product Reliability" for o face mount devices.		
ESD Tolerance (Note 10)		900V

DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions		LF147			LF347B			LF347		Units
oyinibol N			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	O IIICO
Vos	Input Offset Voltage	$R_S = 10 k\Omega, T_A = 25^{\circ}C$ Over Temperature	NV V	1	5 8	.CC	3	5 7		5	10 13	mV mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	$R_S = 10 k\Omega$		10	00	1.0	10	T		10	N	μV/°C
los	Input Offset Current	T _j =25°C, (Notes 5, 6) Over Temperature	2.2	25	100 25	2.5	25	100 4	2	25	100 4	pA nA
В	Input Bias Current	T _j =25°C, (Notes 5, 6) Over Temperature		50	200 50	100×	50	200 8	1	50	200 8	pA nA
R _{IN}	Input Resistance	T _j =25°C		1012	N.	Y.	1012	0p		1012		Ω
Avol	Large Signal Voltage Gain	$V_S = \pm 15V, T_A = 25^{\circ}C$ $V_O = \pm 10V, R_L = 2 k\Omega$ Over Temperature	50 25	100	NN N	50 25	100	00	25 15	100	1	V/mV V/mV
Vo	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10 \text{ k}\Omega$	±12	±13.5		±12	±13.5		±12	±13.5		V
/см	Input Common-Mode Voltage Range	$V_S = \pm 15V$	±11	+15 -12	NN NN	±11	+15 -12	X.	±11	+ 15 - 12		v v
CMRR	Common-Mode Rejection Ratio	R _S ≤10 kΩ	80	100	N	80	100	07	70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 7)	80	100		80	100	00	70	100	T	dB
S	Supply Current	The COMP.		7.2	11		7.2	11	-1	7.2	11	mA

N.COM.TW

100Y.COM.TW 100Y.COM.TW W.100Y.COM.TW

WW.100Y.COM.TW

WWW

AC	Electrical Character	fistics (Note 5)	N		NN NN		.101 N.11					86-75 . 100y.
Symbol	Parameter	Conditions	LF147			LF347B			LF347			Units
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
.CON	Amplifier to Amplifier Coupling	$T_A = 25^{\circ}C$, f = 1 Hz - 20 kHz (Input Referred)	T.1	-120		V	-120	N.1	00¥	- 120	M	dB
SR	Slew Rate	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	8	13		8	13	N	8	13	(ON	V/µs
GBW	Gain-Bandwidth Product	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	2.2	4		2.2	4		2.2	4	~	MHz
en	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega, f = 1000 Hz$	10	20			20		1.1	20		nV/√Hz
in	Equivalent Input Noise Current	$T_{j} = 25^{\circ}C, f = 1000 Hz$		0.01			0.01			0.01		pA/√Hz

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of θ_{iA} .

WWW.100Y.COM.TW

WWW.100Y.COM.TW

Note 4: The LF147 is available In the military temperature range -55°C ≤ T_A ≤ 125°C, while the LF347B and the LF347 are available in the commercial temperature range 0°C \leq T_A \leq 70°C. Junction temperature can rise to T_i max = 150°C.

Note 5: Unless otherwise specified the specifications apply over the full temperature range and for $V_S = \pm 20V$ for the LF147 and for $V_S = \pm 15V$ for the LF347B/ LF347. V_{OS}, I_B, and I_{OS} are measured at V_{CM}=0.

Note 6: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D. $T_j = T_A + \theta_{jA} P_D$ where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from $V_S=\pm$ 5V to $\pm15V$ for the LF347 and LF347B and from $V_S=\pm20V$ to $\pm5V$ for the LF147.


Note 8: Refer to RETS147X for LF147D and LF147J military specifications


WWW.10 Y.COM.TW Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate WWW.100Y.COM outside guaranteed limits WWW.JOY.COM.TW

Note 10: Human body model, 1.5 k Ω in series with 100 pF.

NWW.100Y.COM.TW 100X.COM.TW WWW.







N. F.

6

the supply voltages. However, neither of the input voltages

WWW.100Y.COM.TW **Application Hints** (Continued)

WW.100Y.COM.TW

output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on ±4.5V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF147 will drive a 2 k Ω load resistance to $\pm\,10V$ over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swinas.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in po-

Detailed Schematic


larity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.










WWW.100Y.COM.TW

100X.COM.TW

WW.100Y.COM.TW


WWW




WWW.100Y.COM.TW

100X.COM.TW

WW.100Y.COM.TW







Molded Dual-In-Line Package (N) Order Number LF347BN or LF347N NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

N.COM.TW

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

