

LM6161/LM6261/LM6361 High Speed Operational Amplifier

General Description

The LM6161 family of high-speed amplifiers exhibits an excellent speed-power product in delivering 300 V/µs and 50 MHz unity gain stability with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to +5V.

These amplifiers are built with National's VIP™ (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

Features

■ High slew rate 300 V/µs

- High unity gain freq 50 MHz
- Low supply current 5 mA
- Fast settling 120 ns to 0.1%
- Low differential gain <0.1%
- Low differential phase 0.1°
- Wide supply range 4.75V to 32V
- Stable with unlimited capacitive load
- Well behaved; easy to apply


Applications

- Video amplifier
- High-frequency filter
- Wide-bandwidth signal conditioning
- Radar
- Sonar

Connection Diagrams

10-Lead Flatpak NC 2 2 9 NC 9 NC 9 NC 10 9 NC 10 10 10 NC 10 10 NC 10 N

See NS Package Number W10A



See NS Package Number J08A, N08E or M08A

-21 M.I.	Package	NSC		
Military -55°C ≤ T _A ≤ +125°C	Industrial -25°C ≤ T _A ≤ +85°C	Commercial 0°C ≤ T _A ≤ +70°C	W.100 Y.COM	Drawing
WWW	LM6261N	LM6361N	8-Pin Molded DIP	N08E
LM6161J/883 5962-8962101PA	N.100X.COM	LM6361J	8-Pin Ceramic DIP	J08A
MA	LM6261M	LM6361M	8-Pin Molded Surface Mt.	M08A
LM6161WG/883	1001	MILL	10-Lead	WG10A
5962-8962101XA	TANN TO CO	Mr	Ceramic SOIC	
LM6161W/883	100	OM:I	10-Pin	W10A
5962-8962101HA	MAN OUT C	O's	Ceramic Flatpak	

VIP™ is a trademark of National Semiconductor Corporation

Http://www. 100y. com. tw

Absolute Maximum Ratings (Note 12)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V+ - V-)

Differential Input Voltage

WWW.100Y.COM.T

WWW.100Y.COM.T

(Note 8) ±8V

Common-Mode Voltage Range

(Note 10) $(V^+ - 0.7V)$ to $(V^- + 0.7V)$

Output Short Circuit to GND

Continuous (Note 1)

Soldering Information

Dual-In-Line Package (N, J) Soldering (10 sec.)

Small Outline Package (M) Vapor Phase (60 sec.)

Infrared (15 sec.)

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Storage Temp Range

Max Junction Temperature 150°C ±700V ESD Tolerance (Notes 6, 7)

Operating Ratings (Note 12)

Temperature Range (Note 2)

LM6161 $-55^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$ LM6261 $-25^{\circ}\text{C} \le \text{T}_{\text{J}} \le +85^{\circ}\text{C}$ LM6361 $0^{\circ}C \leq T_{J} \leq +70^{\circ}C$

4.75V to 32V Supply Voltage Range

DC Electrical Characteristics

The following specifications apply for Supply Voltage = ± 15 V, V_{CM} = 0, R_L ≥ 100 k Ω and R_S = 50Ω unless otherwise noted. **Boldface** limits apply for T_J = T_{MIN} to T_{MAX}; all other limits T_J = 25°C.

260°C

215°C

220°C

Symbol	Parameter	Conditions	Тур	LM6161	LM6261 Limit	LM6361 Limit	Units
	V.Com TV			Limit			
	COM	, WW.1	~ 7 ((Notes 3, 11)	(Note 3)	(Note 3)	V C
Vos	Input Offset Voltage	N T	5	7	7	20	mV
	COM	WWW	OV	10	9	22	Max
V _{os} Drift	Input Offset Voltage Average Drift	N WWW	10	I.COM.		WWW.	μV/°C
I _b	Input Bias Current	-11	2	3	3	5	μA
	-1100 Y.		- XI 101	6	5	6	Max
los	Input Offset Current	TIV TIV	150	350	350	1500	nA
	W.100 1. CON		. W.1	800	600	1900	Max
I _{os} Drift	Input Offset Current Average Drift	LTW W	0.4	TOOX.COM	TW		nA/°C
R _{IN}	Input Resistance	Differential	325	100 - 001	7.7		kΩ
C _{IN}	Input Capacitance	A _V = +1 @ 10 MHz	1.5	1001	WT		pF
A _{VOL}	Large Signal	$V_{OUT} = \pm 10V$	750	550	550	400	V/V
	Voltage Gain	$R_L = 2 k\Omega \text{ (Note 9)}$	11111	300	400	350	Min
	TWW.10	$R_L = 10 \text{ k}\Omega \text{ (Note 9)}$	2900	M. CON.C	- TY		V/V
V _{CM}	Input Common-Mode	Supply = ±15V	+14.0	+13.9	+13.9	+13.8	Volts
	Voltage Range	COTTY	W	+13.8	+13.8	+13.7	Min
	I IN TOO	COM	-13.2	-12.9	-12.9	-12.8	Volts
	100	I. MIN		-12.7	-12.7	-12.7	Min
	WWW.	Supply = +5V	4.0	3.9	3.9	3.8	Volts
	- TV.11	(Note 4)		3.8	3.8	3.7	Min
	MW.	MT.	1.8	2.0	2.0	2.1	Volts
	WW.	COM	i	2.2	2.2	2.2	Max
CMRR	Common-Mode	-10V ≤ V _{CM} ≤ +10V	94	80	80	72	dB
	Rejection Ratio	CON.CO	N	74	76	70	Min
PSRR	Power Supply	±10V ≤ V [±] ≤ ±16V	90	80	80	72	dB
	Rejection Ratio			74	76	70	Min

WWW.100Y.COM.TW WWW.100Y.<u>C</u>OM.T DC Electrical Characteristics (Continued)

The following specifications apply for Supply Voltage = ± 15 V, V_{CM} = 0, $R_L \ge 100$ k Ω and R_S = 50Ω unless otherwise noted. **Boldface** limits apply for T_J = T_{MIN} to T_{MAX} ; all other limits T_J = 25°C.

Symbol	Parameter	Conditions	Тур	M6161	LM6261	LM6361	Units
ON C	$O_{M',T}$	WWW.100X	C_{OM}	Limit (Notes 3, 11)	Limit (Note 3)	Limit (Note 3)	MI.
Vo	Output Voltage Swing	Supply = $\pm 15V$ and R _L = $2 k\Omega$	+14.2	+13.5 + 13.3	+13.5 +13.3	+13.4 + 13.3	Volts Min
	COMITY	WWW.100	-13.4	-13.0 -12.7	-13.0 - 12.8	-12.9 -12.8	Volts Min
	Y.COM.TW	Supply = $+5V$ and R _L = $2 k\Omega$	4.2	3.5 3.3	3.5 3.3	3.4 3.3	Volts Min
	DY.COM.TA	(Note 4)	1.3	1.7 2.0	1.7 1.9	1.8 1.9	Volts Max
NW.	Output Short Circuit Current	Source	65	30 20	30 25	30 25	mA Min
	100A'COM	Sink	65	30 20	30 25	30 25	mA Min
Is	Supply Current	TW WY	5.0	6.5 6.8	6.5 6.7	6.8 6.9	mA Max

AC Electrical Characteristics

The following specifications apply for Supply Voltage = ± 15 V, V_{CM} = 0, $R_L \ge 100~k\Omega$ and R_S = 50Ω unless otherwise noted. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Тур	LM6161	LM6261	LM6361 Limit (Note 3)	Units
				Limit (Notes 3, 11)	Limit (Note 3)		
GBW	Gain-Bandwidth	@ f = 20 MHz	50	40	40	35	MHz
	Product	TIME	10.	30	35	32	Min
	WWW.	Supply = ±5V	35	Man and	Co		MHz
SR	Slew Rate	$A_V = +1 \text{ (Note 8)}$	300	200	200	200	V/µs
	MAN	Y.CO	1	180	180	180	Min
	TWW.IO.	Supply = ±5V (Note 8)	200	TIN W.	A COM	TAN .	V/µs
PBW	Power Bandwidth	V _{OUT} = 20 V _{PP}	4.5	111.10	001	1.	MHz
t _S	Settling Time	10V Step to 0.1%	120	ALW .	W.C.	TW I	ns
	- XXX.	$A_{V} = -1, R_{L} = 2 k\Omega$,	-1 CC	Mr	
φm	Phase Margin	100711 TW	45	M.	1001.	21.11	Deg
A _D	Differential Gain	NTSC, $A_V = +4$	<0.1	WWW.	any.C	O. T.	%
φD	Differential Phase	NTSC, A _V = +4	0.1	-11/	700	-OM	Deg
e _{np-p}	Input Noise Voltage	f = 10 kHz	15	N.A.	N.100X.	COM.T	nV/√Hz
i _{np-p}	Input Noise Current	f = 10 kHz	1.5	N. A.	W.100	COM	pA/√Hz
		1007.00	TW		100	7.	

Note 1: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 2: The typical junction-to-ambient thermal resistance of the molded plastic DIP (N) is 105 C/W, the molded plastic SO (M) package is 155 C/W, and the cerdip (J) package is 125°C/W. All numbers apply for packages soldered directly into a printed circuit board.

Note 3: Limits are guaranteed by testing or correlation.

Note 4: For single supply operation, the following conditions apply: V⁺ = 5V, V⁻ = 0V, V_{CM} = 2.5V, V_{OLT} = 2.5V. Pin 1 & Pin 8 (Vos Adjust) are each connected to Pin 4 (V⁻) to realize maximum output swing. This connection will degrade V_{OS}, V_{OS} Drift, and Input Voltage Noise.

Note 5: $C_L \le 5 pF$.

Note 6: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially Vos, los, and Noise).

Http://www. 100y. com. tw

AC Electrical Characteristics (Continued)

Note 7: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100 pF in series with 1500Ω.

Note 8: V_{IN} = 8V step. For supply = ±5V, V_{IN} = 5V step.

Note 9: Voltage Gain is the total output swing (20V) divided by the input signal required to produce that swing.

Note 10: The voltage between V+ and either input pin must not exceed 36V.


Note 11: A military RETS electrical test specification is available on request. At the time of printing, the RETS6161X specs complied with all Boldface limits in this column.

Note 12: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.


Typical Performance Characteristics (R_L = 10 k Ω , T_A = 25°C unless otherwise specified)

Supply Current vs Supply Voltage


WWW.100Y.COM.T




Common-Mode Rejection Ratio




Power Supply Rejection Ratio




Gain-Bandwidth Product




Propagation Delay Rise and Fall Times




Gain-Bandwidth Product vs Load Capacitance




Slew Rate vs Load Capacitance



Overshoot vs Capacitive Load




Slew Rate



Http://www.100y.com.tw


Typical Performance Characteristics ($R_L = 10 \text{ k}\Omega$, $T_A = 25 ^{\circ}\text{C}$ unless otherwise specified) (Continued)

Voltage Gain vs Load Resistance



Gain vs Supply Voltage


WWW.100



Differential Gain (Note 13)




Differential Phase (Note 13)



Note 13: Differential gain and differential phase measured for four series LM6361 op amps configured as unity-gain followers, in series with an LM6321 buffer. Error added by LM6321 is negligible. Test performed using Tektronix Type 520 NTSC test system.

Step Response; Av = +1




Http://www. 100y. com. tw


WWW.100Y.COM.TW WWW.100Y.COM.TW Typical Performance Characteristics ($R_L = 10 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ unless otherwise

specified) (Continued)


Input Noise Voltage




Input Noise Current




Power Bandwidth




Open-Loop Frequency Response




Open-Loop Frequency Response




Output Impedence (Open-Loop)




Common-Mode Input Saturation Voltage



Output Saturation Voltage




Bias Current vs Common-Mode Voltage



WW.100Y.COM

Http://www. 100y. com. tw

Simplified Schematic



Applications Tips

The LM6361 has been compensated for unity-gain operation. Since this compensation involved adding emitter-degeneration resistors to the op amp's input stage, the open-loop gain was reduced as the stability increased. Gain error due to reduced $A_{\rm VOL}$ is most apparent at high gains; thus, for gains between 5 and 25, the less-compensated LM6364 should be used, and the uncompensated LM6365 is appropriate for gains of 25 or more. The LM6361, LM6364, and LM6365 have the same high slew rate, regardless of their compensation.

The LM6361 is unusually tolerant of capacitive loads. Most op amps tend to oscillate when their load capacitance is greater than about 200 pF (especially in low-gain circuits). The LM6361's compensation is effectively increased with load capacitance, reducing its bandwidth and increasing its stability.

Power supply bypassing is not as critical for the LM6361 as it is for other op amps in its speed class. Bypassing will, how-


ever, improve the stability and transient response and is recommended for every design. 0.01 μ F to 0.1 μ F ceramic capacitors should be used (from each supply "rail" to ground); if the device is far away from its power supply source, an additional 2.2 μ F to 10 μ F of tantalum may provide extra noise reduction.


Keep all leads short to reduce stray capacitance and lead inductance, and make sure ground paths are low-impedance, especially where heavier currents will be flowing. Stray capacitance in the circuit layout can cause signal coupling across adjacent nodes and can cause gain to unintentionally vary with frequency.

Breadboarded circuits will work best if they are built using generic PC boards with a good ground plane. If the op amps are used with sockets, as opposed to being soldered into the circuit, the additional input capacitance may degrade circuit performance.

Typical Applications

Offset Voltage Adjustment






†1% tolerance

*Matching determines filter precision

 $f_{\rm C} = (2\pi \sqrt{({\rm R1~R2~C1~C2})})^{-1}$



WWW.100Y 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

