

胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

# M48T35 M48T35Y

# 256 Kbit (32Kb x8) TIMEKEEPER® SRAM

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT and BATTERY
- BYTEWIDE™ RAM-LIKE CLOCK ACCESS
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES and SECONDS
- FREQUENCY TEST OUTPUT for REAL TIME **CLOCK**
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48T35: 4.5V ≤  $V_{PFD}$  ≤ 4.75V
  - M48T35Y:  $4.2V \le V_{PFD} \le 4.5V$
- SELF-CONTAINED BATTERY and CRYSTAL in the CAPHAT DIP PACKAGE
- SOIC PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT HOUSING CONTAINING the BATTERY and CRYSTAL
- SNAPHAT® HOUSING (BATTERY and CRYSTAL) is REPLACEABLE
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 32Kb x8 SRAMs

**Table 1. Signal Names** 

A0-A14	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
Vcc	Supply Voltage
V <sub>SS</sub>	Ground





Figure 1. Logic Diagram



## M48T35, M48T35Y

Http://www. 100y. com. tw

Figure 2A. DIP Connections




Figure 2B. SOIC Connections




Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit	
M.Ino	COMPANIE - MANAGEMENT	Grade 1	0 to 70	°C
TA	Ambient Operating Temperature	-40 to 85	°C	
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator C	-40 to 85	.C.∘c	
T <sub>SLD</sub> (2)	Lead Solder Temperature for 10 seconds	260	√ C.c	
V <sub>IO</sub>	Input or Output Voltages	-0.3 to 7	OX.V	
Vcc	Supply Voltage	-0.3 to 7	ONVO	
lo	Output Current	20	mA	
P <sub>D</sub>	Power Dissipation	1 NWW	W	

Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

2. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

## **DESCRIPTION**

The M48T35/35Y TIMEKEEPER<sup>®</sup> RAM is a 32Kb x8 non-volatile static RAM and real time clock. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory and real time clock solution.

The M48T35/35Y is a non-volatile pin and function equivalent to any JEDEC standard 32Kb x8 SRAM. It also easily fits into many ROM, EPROM,

and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28 pin 600mil DIP CAPHAT houses the M48T35/35Y silicon with a quartz crystal and a long life lithium button cell in a single package.

The 28 pin 330mil SOIC provides sockets with gold plated contacts at both ends for direct con-


Table 3. Operating Modes <sup>(1)</sup>

Mode	Vcc COM	Ē	G	W	DQ0-DQ7	Power
Deselect	M.M. Ing. COM.	VIH	X	X	High Z	Standby
Write	4.75V to 5.5V	VIL	X	VIL	C D <sub>IN</sub>	Active
Read	or 4.5V to 5.5V	VIL	VIL	V <sub>IH</sub>	Dout	Active
Read	WWW.100 X.CON	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(2)</sup>	X	X	X	High Z	CMOS Standby
Deselect	≤V <sub>SO</sub>	Х	Х	X	High Z	Battery Back-up Mode

Note: 1.  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} = Battery Back-up Switchover Voltage.$ 

2. See Table 7 for details.

Figure 3. Block Diagram



nection to a separate SNAPHAT housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SOIC and battery/crystal packages are shipped separately in plastic antistatic tubes or in Tape & Reel form.

WWW.100Y.COM

For the 28 lead SOIC, the battery/crystal package (i.e. SNAPHAT) part number is "M4T28-BR12SH1".

As Figure 3 shows, the static memory array and the quartz controlled clock oscillator of the M48T35/35Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE clock information in the bytes with addresses 7FF8h-7FFFh.

NV.100Y.COM.TW

**Table 4. AC Measurement Conditions** 

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that Output Hi-Z is defined as the point where data is no longer driven.

The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. Byte 7FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT read/write memory cells. The M48T35/35Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.


The M48T35/35Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the battery which maintains data and clock operation until valid power returns.

## **READ MODE**

The M48T35/35Y is in the Read Mode whenever  $\overline{W}$  (Write Enable) is high and  $\overline{E}$  (Chip Enable) is low. The unique address specified by the 15 Address Inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied.

If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the Chip Enable

Figure 4. AC Testing Load Circuit



Access time ( $t_{ELQV}$ ) or Output Enable Access time ( $t_{GLQV}$ ).

The state of the eight three-state Data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ .

If the Address Inputs are changed while E and G remain active, output data will remain valid for Output Data Hold time (t<sub>AXQX</sub>) but will go indeterminate until the next Address Access.

## **WRITE MODE**

The M48T35/35Y is in the Write Mode whenever W and E are low. The start of a write is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}.$  A write is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}.$  The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from Chip Enable or  $t_{WHAX}$  from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid  $t_{DVWH}$  prior to the end of write and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{\underline{G}}$ , a low on W will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

# Table 5. Capacitance (1, 2)

 $(T_A = 25 \, ^{\circ}C)$ 

Parameter	Test Condition	Min	Max	<b>Unit</b> pF	
Input Capacitance	V <sub>IN</sub> = 0V	OM.TV	10		
Input / Output Capacitance	V <sub>OUT</sub> = 0V	$CO_{M,I,A}$	10	pF	
tive capacitance measured with power supply a pled only, not 100% tested.			W N		
uts deselected.					
	Input Capacitance Input / Output Capacitance tive capacitance measured with power supply a pled only, not 100% tested.	Input Capacitance $V_{IN} = 0V$ Input / Output Capacitance $V_{OUT} = 0V$ tive capacitance measured with power supply at 5V. pled only, not 100% tested.	Input Capacitance  V <sub>IN</sub> = 0V  Input / Output Capacitance  V <sub>OUT</sub> = 0V  tive capacitance measured with power supply at 5V. pled only, not 100% tested.	Input Capacitance $V_{IN} = 0V$ 10       Input / Output Capacitance $V_{OUT} = 0V$ 10       tive capacitance measured with power supply at 5V. pled only, not 100% tested.     5V. pled only, not 100% tested.	

Symbol	Parameter	Test Condition	Min	Max	Uni
I <sub>LI</sub> <sup>(1)</sup>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$	W.100Y.	±1	μA
I <sub>LO</sub> (1)	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$	M.100x	±5	μΑ
Icc	Supply Current	Outputs open	MW.100	50	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>	WW.10	3	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$	WW.1	301/	mA
V <sub>IL</sub> (2)	Input Low Voltage	COM.TW	-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage	COMIT	2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
VoH	Output High Voltage	I <sub>OH</sub> = -1mA	2.4	1W.100	OVV

## Table 7. Power Down/Up Trip Points DC Characteristics (1)

W.1	tive spikes of –1V allowed for up to 10ns once	N.100 1. CC	M.TW			
	ower Down/Up Trip Points DC Char 70 °C or -40 to 85 °C) Parameter	aracteristics	Min	Тур	Max	Unit
V - 1	2007	M48T35	4.5	4.6	4.75	V
V <sub>PFD</sub>	Power-fail Deselect Voltage	M48T35Y	4.2	4.35	4.5	V
Vso	Battery Back-up Switchover Voltage	W.104	N COM	3.0	WWW	V
. 1	Expected Data Retention Time	Grade 1	10 <sup>(2)</sup>	L. L. M	WW	YEARS
t <sub>DR</sub>	(at 25°C)	Grade 6	10 (3)	MILL	WW	YEARS

Note: 1. All voltages referenced to VSS.

2. CAPHAT and M4T32-BR12SH1 SNAPHAT only, M4T28-BR12SH1 SNAPHAT top  $t_{DR}$  = 7 years (typ).

WWW.100Y.COM.

3. Using larger M4T32-BR12SH6 SNAPHAT top (recommended for Industrial Temperature Range - grade 6 device).

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

W.100Y.COM.TW

Table 8. Power Down/Up AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C})$ 


Symbol	Parameter	Min	Max	Unit
t <sub>PD</sub>	Ē or W at V <sub>IH</sub> before Power Down	100,3	-KT	μs
t <sub>F</sub> <sup>(1)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300	×XI	μs
t <sub>FB</sub> (2)	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> Fall Time	(10 No.		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	10	TW	μs
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time	INN. TO	L. I	μs
t <sub>REC</sub> (3)	V <sub>PFD</sub> (max) to Inputs Recognized	40 00	200	ms

Note: 1. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after VCC passes V<sub>PFD</sub> (min).

2. VPFD (min) to VSS fall time of less than tFB may cause corruption of RAM data.

3. t<sub>REC</sub> (min) = 20ms for industrial temperature grade (6) device.

MMM.100, Figure 5. Power Down/Up Mode AC Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

N.100Y.COM.TW

WWW.100Y.COM.

WWW.100X.

WWW.100Y.COM.TW

W.100Y.COM.TW


**Table 9. Read Mode AC Characteristics** 

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 4.75 \text{V to } 5.5 \text{V or } 4.5 \text{V to } 5.5 \text{V})$ 

N	WY TOOX. COM.TW	W . 100 1.	M48T35 /	M48T35Y	
Symbol	Parameter	M. 1007	COM. 1-7	Unit	
WT	WW. 100Y. COM. TW	WW.100	Min	Max	
t <sub>AVAV</sub>	Read Cycle Time	WW.100	70	LA	ns
t <sub>AVQV</sub> (1)	Address Valid to Output Valid	WWW.10	OM	70	ns
t <sub>ELQV</sub> (1)	Chip Enable Low to Output Valid	WW.	TOO I CO	70	ns
t <sub>GLQV</sub> (1)	Output Enable Low to Output Valid	WWW W	.100 × .CC	35	ns
t <sub>ELQX</sub> (2)	Chip Enable Low to Output Transition	W WW	5 C	ONL	ns
t <sub>GLQX</sub> (2)	Output Enable Low to Output Transition	TW WY	5	CONT.	ns
t <sub>EHQZ</sub> (2)	Chip Enable High to Output Hi-Z	W WI	1005	25	ns
t <sub>GHQZ</sub> (2)	Output Enable High to Output Hi-Z	WI.IN	100	25	N ns
t <sub>AXQX</sub> (1)	Address Transition to Output Transition	VIII	10	OY.COM!	ns

Note: 1.  $C_L = 100pF$ . 2.  $C_L = 5pF$ .

Figure 6. Read Mode AC Waveforms.



WWW.100Y.C

WWW.100Y.COM.TW

Note: Write Enable  $(\overline{W})$  = High.

Table 10. Write Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 4.75 \text{V to } 5.5 \text{V or } 4.5 \text{V to } 5.5 \text{V})$ 

	W.100X.COM.TW WW.10	M48T35	M48T35 / M48T35Y -70		
Symbol	Parameter	OOX.			
	WWW.100X.COM.TW	Min	Max		
t <sub>AVAV</sub>	Write Cycle Time	70		ns	
t <sub>AVWL</sub>	Address Valid to Write Enable Low	M.100 T. O.M.		ns	
tavel	Address Valid to Chip Enable Low	10 N. O.M	UN	ns	
t <sub>WLWH</sub>	Write Enable Pulse Width	50	TW	ns	
tELEH	Chip Enable Low to Chip Enable High	55	M.T.W	ns	
t <sub>WHAX</sub>	Write Enable High to Address Transition	1000	WI.IV	ns	
t <sub>EHAX</sub>	Chip Enable High to Address Transition	1100	WI.MO	ns	
tovwh	Input Valid to Write Enable High	30	COMITW	ns	
toveh	Input Valid to Chip Enable High	30	T.MOD	ns	
twhox	Write Enable High to Input Transition	5 00	T.M.T	ns	
tEHDX	Chip Enable High to Input Transition	5	W.COM.	ns	
t <sub>WLQZ</sub> (1, 2)	Write Enable Low to Output Hi-Z	MM.	25	ns	
t <sub>AVWH</sub>	Address Valid to Write Enable High	60	100 X .	ns	
t <sub>AVEH</sub>	Address Valid to Chip Enable High	60	1001	ns	
t <sub>WHQX</sub> (1, 2)	Write Enable High to Output Transition	5	N.100Y.	ns	

Note: 1.  $C_L = 5pF$ .

2. If  $\overline{E}$  goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.

## **DATA RETENTION MODE**

With valid V<sub>CC</sub> applied, the M48T35/35Y operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V<sub>CC</sub> falls within the V<sub>PFD</sub> (max), V<sub>PFD</sub> (min) window. All outputs become high impedance, and all inputs are treated as "don't care.

Note: A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V<sub>PFD</sub> (min), the user can be assured the memory will be in a write protected state, provided the V<sub>CC</sub> fall time is not less than tF. The M48T35/35Y may respond to transient noise spikes on V<sub>CC</sub> that reach into the deselect window during the time the device is sampling V<sub>CC</sub>. Therefore, decoupling of the power supply lines is recommended.

When V<sub>CC</sub> drops below V<sub>SO</sub>, the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T35/35Y for an accumulated period of at least 7 years when V<sub>CC</sub> is less than V<sub>SO</sub>. As system power returns and V<sub>CC</sub> rises above V<sub>SO</sub>, the battery is disconnected, and the power supply is switched to external V<sub>CC</sub>. Write protection continues until V<sub>CC</sub> reaches V<sub>PFD</sub> (min) plus t<sub>REC</sub> (min). E should be kept high as V<sub>CC</sub> rises past V<sub>PFD</sub> (min) to prevent inadvertent write cycles prior to processor stabilization. Normal RAM operation can resume tREC after V<sub>CC</sub> exceeds V<sub>PFD</sub> (max).

For more information on Battery Storage Life refer to the Application Note AN1012.

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





Figure 7. Write Enable Controlled, Write AC Waveform





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.7

Table 11. Register Map

Address				Da	ta	WWW.		Functio	n/Range	
Address	D7	D7 D6 D5 D4 D3		D2	D1 (	D0	BCD Format			
7FFFh	- 1111	10 Years			Year			Year	00-99	
7FFEh	0	0.1	0	10 M	Month			Month	01-12	
7FFDh	0	0	0 10 Date			Date: Day of Month			Date	01-31
7FFCh	0	FT	CEB	СВ	0	0 Day of Week			Century/Day	00-01/01-0
7FFBh	0	0	10 Hours		Н	Hours (24 Hour Format)		Hour	00-23	
7FFAh	0	11/4	10 Minutes		Minutes		Minutes	00-59		
7FF9h	ST	MA	10 Second	ls	Seconds		Seconds		Seconds	00-59
7FF8h	W	R	S	OX	Calibration		Control	-7		

Keys: S = Sign Bit

FT = Frequency Test Bit (Must be set to '0' upon power for normal operation)

R = Read Bit W = Write Bit ST = Stop Bit 0 = Must be set to zero CEB = Century Enable Bit

CB = Century Bit

Note: When CEB is set to '1', CB will toggle from '0' to '1' or from '1' to '0' at the turn of the century (dependent upon the initial value set). When CEB is set to '0', CB will not toggle.

The WRITE Bit does not need to be set to write to CEB and CB.

### **CLOCK OPERATIONS**

Reading the Clock Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIMEKEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the Control Register 7FF8h. As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0'.

## **Setting the Clock**

Bit D7 of the Control Register 7FF8h is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table 11). Resetting the WRITE bit to a '0' then transfers the values of all time registers 7FF9h-7FFFh to the actual TIMEKEEPER counters and

allows normal operation to resume. The FT bit and the bits marked as '0' in Table 11 must be written to '0' to allow for normal TIMEKEEPER and RAM operation. After the WRITE bit is reset, the next clock update will occur within one second.

勝 特 力 材 料 886-3-5753170

胜特力电子(上海) 86-21-54151736

Http://www. 100y. com. tw

胜特力电子(深圳) 86-755-83298787

See the Application Note AN923 "TIMEKEEPER rolling into the 21st century" on the for information on Century Rollover.

## Stopping and Starting the Oscillator


The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T35/35Y is shipped from STMicroelectronics with the STOP bit set to a '1'. When reset to a '0', the M48T35/35Y oscillator starts within 1 second.

## Calibrating the Clock

The M48T35/35Y is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator frequency error at 25 °C, which equates to about ±1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T35/35Y improves to better than ±4 ppm at 25 °C. The oscillation rate of any crystal changes with temperature (see Figure 10).

47/





Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The M48T35/35Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 9. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration byte occupies the five lower order bits (D4-D0) in the Control Register 7FF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T35/35Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure.


All the designer has to do is provide a simple utility that accesses the Calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT) bit, the seventh-most significant bit in the Day Register is set to a '1', and D7 of the Seconds Register is a '0' (Oscillator Running), DQ0 will toggle at 512Hz during a read of the Seconds Register. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency. The FT bit MUST be reset to '0' for normal clock operations to resume. The FT bit is automatically

For more information on calibration, see the Application Note AN934 "TIMEKEEPER Calibration".

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


Reset on power-up.




# POWER SUPPLY DECOUPLING and UNDERSHOOT PROTECTION

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A bypass capacitor value of  $0.1\mu F$  (as shown in Figure 11) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below VSS by as much as one Volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.



## **Table 12. Ordering Information Scheme**



Note: 1. The M48T35 part is offered with the PCDIP28 (i.e. CAPHAT) package only.

 The SOIC package (SOH28) requires the battery package (SNAPHAT) which is ordered separately under the part number "M4TXX-BR12SH1" in plastic tube or "M4TXX-BR12SH1TR" in Tape & Reel form.

3. Available in SOIC package only.

Caution: Do not place the SNAPHAT battery package "M4TXX-BR12SH1" in conductive foam since will drain the lithium button-cell battery.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.


**Table 13. Revision History** 

Date	TI 100Y.COM.TW	Revision Details	W 1. 100
November 1999	First Issue	WW.100Y.COM.TW	W. 10
02/07/00	t <sub>DR</sub> Description changed (Table 7)	MM 100X.COM.TN	WW.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM

Table 14. PCDIP28 - 28 pin Plastic DIP, battery CAPHAT, Package Mechanical Data

Symb	COmm			inches			
	Тур	COMin	Max	Тур	Min	Мах	
Α	MW.Ino	8.89	9.65	M. Poor CO	0.350	0.380	
A1	A. 100	0.38	0.76	WW. Too N.C.	0.015	0.030	
A2	W.10	8.38	8.89	INN Jon	0.330	0.350	
В	W.M.A	0.38	0.53	WW.100	0.015	0.021	
B1	W	1.14	1.78	111W.100 x	0.045	0.070	
C	W.A.	0.20	0.31	M.100	0.008	0.012	
DI	W	39.37	39.88	W 10	1.550	1.570	
E.TW	MA	17.83	18.34	W.1	0.702	0.722	
e1	W.	2.29	2.79	W W	0.090	0.110	
e3	N N	29.72	36.32	N VV	1.170	1.430	
eA	M L	15.24	16.00	M.	0.600	0.630	
OOYCO	TW	3.05	3.81	414	0.120	0.150	
N.CO	W	28	Y.Co. T	W W	28	WI.IV	



WWW.100Y.COM.

Table 15. SOH28 - 28 lead Plastic Small Outline, 4-socket battery SNAPHAT, Package Mechanical Data

Symb	100 X	mm		inches			
	Тур	Min	Max	Тур	Min	Max	
Α	100	T.MOD	3.05	W.1001.	M.I.M	0.120	
A1	WW 100	0.05	0.36	1001.0	0.002	0.014	
A2	WWW	2.34	2.69	1007.	0.092	0.106	
В	MM	0.36	0.51	1M 100X	0.014	0.020	
C	MMM.	0.15	0.32	WW 100	0.006	0.012	
O'N D	MMA	17.71	18.49	WW 10	0.697	0.728	
COJE	WW	8.23	8.89	MAM	0.324	0.350	
COG	1.27	M. Para T.Co	W	0.050	1001.CO	- WI	
eB	N W	3.20	3.61	MMM.	0.126	0.142	
W (HO)M.	W V	11.51	12.70	WWW	0.453	0.500	
FOM.		0.41	CO 1.27	WW	0.016	0.050	
$\alpha_{COM}$	. I V	0°	~ C(8°	I WY	0° C	8°	
100 N CO	V.I.A.	28	COM	N W	28	OM	
CP	Will	WW.I	0.10	-XXI - XI	MMino	0.004	

Figure 13. SOH28 - 28 lead Plastic Small Outline, 4-socket battery SNAPHAT, Package Outline

A

B

C

B

A

A

A

A

A

A

A

SOH-A

Drawing is not to scale.

47/


Table 16. M4T28-BR12SH SNAPHAT Housing for 48 mAh Battery & Crystal, Package Mechanical Data

WWW.100Y.COM.TW

Symb	MM. CO. mm			inches		
SVN X	Тур	Min	Max	Тур	Min	Max
Α	MW.100	COM	9.78	M.M.CO	W	0.385
A1	1. 100 I	6.73	7.24	WW. Loav.CO	0.265	0.285
A2	A. 100	6.48	6.99	WW.In	0.255	0.275
A3	W.10	OW.I	0.38	WW.1002	COM	0.015
В	W.	0.46	0.56	1 100 ×	0.018	0.022
D	N TO	21.21	21.84	W.100	0.835	0.860
ETW	N. A.	14.22	14.99	W. 100	0.560	0.590
eB		3.20	3.61	W 10	0.126	0.142
I.COL TV	MI	2.03	2.29	W. C.	0.080	0.090

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Figure 14. M4T28-BR12SH SNAPHAT Housing for 48 mAh Battery & Crystal, Package Outline



100Y.COM.TW

WWW.100Y.COM.

Drawing is not to scale.

47/

Table 17. M4T28-BR12SH SNAPHAT Housing for 120 mAh Battery & Crystal, Package Mechanical Data

WWW.100Y.COM.TW

Symb	MAN CO. MM			inches		
	Тур	Min	Max	Тур	Min	Max
Α	TWW.100	COM	10.54	W.Too. CO	NI.	0.415
A1	M.100	8.00	8.51	W.Ioo X.C	0.315	0.335
A2	WW.10	7.24	8.00	MAN Jan	0.285	0.315
A3	W.10	ON.	0.38	MW.100	COM	0.015
В	W.	0.46	0.56	100 x	0.018	0.022
D	N 44	21.21	21.84	W. 100	0.835	0.860
CONE.TW	WW	17.27	18.03	W 10	0.680	0.710
eB	N.	3.20	3.61	W.1	0.126	0.142
Y.C. LAT		2.03	2.29	W.	0.080	0.090

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y.COM.TW WWW.100Y.COM.TW Figure 15. M4T28-BR12SH SNAPHAT Housing for 120 mAh Battery & Crystal, Package Outline WWW.100Y.CO A2 Α1 A3 WWW.100Y.C eΑ B→ D WWW.100Y.COM.TW ox.COM.TV WWW.100 WWW.100Y.COM.TW Ε WWW.100Y.COM.TW 1.100X.COM WWW.100Y.COM.TW W.100Y.COM SHTK WWW.100Y.CO WWW WW.100Y.COM.TW

N.100Y.COM.TW

WWW.100Y.COM.

WWW.100Y

Drawing is not to scale.

4