19-1071; Rev 2; 10/01 EVALUATION KIT AVAILABLE

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MIXIM

+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16

General Description

The MAX1246/MAX1247 12-bit data-acquisition systems combine a 4-channel multiplexer, high-bandwidth track/hold, and serial interface with high conversion speed and low power consumption. The MAX1246 operates from a single +2.7V to +3.6V supply; the MAX1247 operates from a single +2.7V to +5.25V supply. Both devices' analog inputs are software configurable for unipolar/bipolar and single-ended/differential operation.

The 4-wire serial interface connects directly to SPITM/ QSPI™ and MICROWIRE™ devices without external logic. A serial strobe output allows direct connection to TMS320-family digital signal processors. The MAX1246/ MAX1247 use either the internal clock or an external serial-interface clock to perform successive-approximation analog-to-digital conversions.

The MAX1246 has an internal 2.5V reference, while the MAX1247 requires an external reference. Both parts have a reference-buffer amplifier with a ±1.5% voltageadjustment range. These devices provide a hard-wired SHDN pin and a software-selectable power-down, and can be programmed to automatically shut down at the end of a conversion. Accessing the serial interface automatically powers up the MAX1246/MAX1247, and the quick turn-on time allows them to be shut down between all conversions. This technique can cut supply current to under 60µA at reduced sampling rates. The MAX1246/ MAX1247 are available in a 16-pin DIP and a small QSOP that occupies the same board area as an 8-pin SO.

For 8-channel versions of these devices, see the MAX146/MAX147 data sheet.

Applications

Portable Data Logging Medical Instruments Pen Digitizers **Data Acquisition** Battery-Powered Instruments

Process Control

Pin Configuration appears at end of data sheet.

SPI and QSPI are registered trademarks of Motorola, Inc. MICROWIRE is a registered trademark of National Semiconductor Corp.

Features

- 4-Channel Single-Ended or 2-Channel **Differential Inputs**
- **♦** Single-Supply Operation:
 - +2.7V to +3.6V (MAX1246)
 - +2.7V to +5.25V (MAX1247)
- ♦ Internal 2.5V Reference (MAX1246)
- Low Power: 1.2mA (133ksps, 3V supply)

54µA (1ksps, 3V supply) 1μA (power-down mode)


- SPI/QSPI/MICROWIRE/TMS320-Compatible 4-Wire Serial Interface
- Software-Configurable Unipolar or Bipolar Inputs
- 16-Pin QSOP Package (same area as 8-pin SO)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	INL (LSB)	
MAX1246ACPE	0°C to +70°C	16 Plastic DIP	±1/2	
MAX1246BCPE	0°C to +70°C	16 Plastic DIP	±1	
MAX1246ACEE	0°C to +70°C	16 QSOP	±1/2	
MAX1246BCEE	0°C to +70°C	16 QSOP	±1	

Ordering Information continued at end of data sheet.

Typical Operating Circuit



MIXIM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND, DGND	0.3V to 6V
AGND to DGND	0.3V to 0.3V
CH0-CH3, COM to AGND, DGND	0.3V to $(V_{DD} + 0.3V)$
VREF to AGND	0.3V to $(V_{DD} + 0.3V)$
Digital Inputs to DGND	0.3V to 6V
Digital Outputs to DGND	0.3V to $(V_{DD} + 0.3V)$
Digital Output Sink Current	25mA
Continuous Power Dissipation (T _A =	+70°C)
Plastic DIP (derate 10.53mW/°C a	above +70°C) 842mW

QSOP (derate 8.36mW/°C above +70°C)	667mW
CERDIP (derate 10.00mW/°C above +70°	°C)800mW
Operating Temperature Ranges	
MAX1246_C_E/MAX1247_C_E	0°C to +70°C
MAX1246_E_E/MAX1247_E_E	40°C to +85°C
MAX1246_MJE/MAX1247_MJE	55°C to +125°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.7 V \ to \ +3.6 V \ (MAX1246); \ V_{DD} = +2.7 V \ to \ +5.25 V \ (MAX1247); \ COM = 0 V; \ f_{SCLK} = 2.0 MHz; \ external \ clock (50\% \ duty \ cycle); \\ 15 \ clocks/conversion \ cycle \ (133 ksps); \ MAX1246 - 4.7 \mu F \ capacitor \ at \ VREF \ pin; \ MAX1247 - external \ reference, \ VREF = 2.5 V \ applied to \ VREF \ pin; \ T_A = T_{MIN} \ to \ T_{MAX}; \ unless \ otherwise \ noted.)$

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
DC ACCURACY (Note 1)	TOM:TY	, A	771.100 F COM. 1	-T	77	M.In.	-1 CO
Resolution	TIL	N W	11007. OM.T	12	A.	-W.1	Bits
MAIN.	COM	MAX124_A	MAN TOOK CO.	W	W	±0.5	00 X .C.
Relative Accuracy (Note 2)	INL	MAX124_B	MAN COM	-CVV		±1.0	LSB
W 100	Mon	MAX1247C	W. TOWN CON			±2.0	100
No Missing Codes	NMC	VII	MM. 1007.	12		111	Bits
Differential Nonlinearity	DNL	MAX124_A/MA	X124_B	TW		±1	LSB
Differential Northneamty	3 DINL	MAX124_C	THIN IN CO	JMI.	±0.8	W	LOD
Offset Error	17007.	MAX124_A	W.100 F.	OMIT	±0.5	±3	LSB
Oliset Error	100 Y.C	MAX124_B	I.M.J	±0.5	±4	LOD	
Gain Error (Note 3)	W.F.	COM	COM WWW. COX.		±0.5	±4 🦠	LSB
Gain Temperature Coefficient	UN.100	COM	TWW.IV	COM	±0.25	4	ppm/°C
Channel-to-Channel Offset Matching	M.100	K.COM.TW WWW.100		Y.CON	±0.25		LSB
DYNAMIC SPECIFICATIONS (10	OkHz sine-wav	ve input, 0V to 2.5	500Vp-p, 133ksps, 2.0MHz e:	xternal clo	ck, bipola	r input mo	ode)
Signal-to-Noise + Distortion	CINIAD	SINAD MAX124_A/MAX124_B MAX1247C		70	73	X	-ID
Ratio	SINAD			100 .	73		dB
Total Harmonic Distortion	THD	Up to the 5th	MAX124_A/MAX124_B	1007.	-88	-80	dB
Total Harmonic Distortion	IND	harmonic	MAX1247C		-88		иь
Courieus Fran Dunamia Danas	SFDR	MAX124_A/MA	X124_B	80	90		dB
Spurious-Free Dynamic Range	SEDI	MAX1247C	M.T.V		90		αь
Channel-to-Channel Crosstalk	WW	65kHz, 2.500V	P-P (Note 4)		-85		dB
Small-Signal Bandwidth		-3dB rolloff			2.25		MHz
Full-Power Bandwidth					1.0		MHz

+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7 \text{V to } +3.6 \text{V (MAX1246)}; V_{DD} = +2.7 \text{V to } +5.25 \text{V (MAX1247)}; COM = 0 \text{V}; f_{SCLK} = 2.0 \text{MHz}; external clock (50% duty cycle); 15 clocks/conversion cycle (133ksps); MAX1246—4.7 µF capacitor at VREF pin; MAX1247—external reference, VREF = 2.5 V applied to VREF pin; <math>T_A = T_{MIN}$ to T_{MAX} ; unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CONVERSION RATE	W	W. 100X.CC TYTH W	-31 1	00 A .	T.Mo.	11
MW. TO COM	1	Internal clock, SHDN = FLOAT	5.5	any.	7.5	
October 1 Time (NET 5)		Internal clock, SHDN = VDD	35	. I o V	65	-TV
Conversion Time (Note 5)	tCONV	External clock = 2MHz, 12 clocks/ conversion	6	M.100	Y.CON	μs
Track/Hold Acquisition Time	tACQ	WWW.100Y.COM.TW	WW		1.5	μs
Aperture Delay	LA	M. 1003. COW. I.	44	30	00 -	ns
Aperture Jitter		WWW. 100Y.CO.M.TW	1	<50	1001.	ps
L. LOUNEN. ST CO	TIN TO THE TANK	SHDN = FLOAT	4	1.8	Anny.	CO ₂
Internal Clock Frequency	W.T.	SHDN = V _{DD}		0.225	· In-	MHz
Estaval Clask Francisco	MITW	M. 1003. ONITA	0.1	- TAT	2.0	- MIL
External Clock Frequency	U	Data transfer only	0	MA	2.0	MHz
ANALOG/COM INPUTS	CO_{Mr}	N NAM W. TO TO TO	W	WV	144.	ny.Co
Input Voltage Range, Single-	COM.	Unipolar, COM = 0V	- 1	0	to VREF	~~vC
Ended and Differential (Note 6)	· OM.	Bipolar, COM = VREF / 2	±VREF / 2			100 v
Multiplexer Leakage Current	V.Co.	On/off leakage current, V _{CH} = 0V or V _{DD}	TW	±0.01	±1	μΑ
Input Capacitance	A COM	MAN W. COL	W	16	MMA	pF
INTERNAL REFERENCE (MAX1:	246 only, refe	erence buffer enabled)	Mr.		-11111	M.in.
VREF Output Voltage	001.	T _A = +25°C	2.480	2.500	2.520	V
VREF Short-Circuit Current	MY.Co	TW WWW. 100Y.C.	TILL	N	30	mA
WWW	. C	MAX1246_C	Diam	±30	±50	1111
VREF Temperature Coefficient	V 700 r.	MAX1246_E	CO_{M^*}	±30	±60	ppm/°C
WW	1100Y.	MAX1246_M	Mon	±30	±80	WIL
Load Regulation (Note 8)	W.	0mA to 0.2mA output load		±0.35	4	mV
Capacitive Bypass at VREF	MAIN	Internal compensation mode	0	W		μF
Capacitive bypass at vner	W.100	External compensation mode	4.7	Mir	J	μΓ
Capacitive Bypass at REFADJ	10	M. M. M.	0.047	$M^{T,Y}$	4	μF
REFADJ Adjustment Range	MALAN	$V_{BST} = V_{LX} = V_{IN} = 28V, V_{FB} = 1.5V$	OON.C	±1.5	N	%
EXTERNAL REFERENCE AT VR	EF (Buffer di	isabled)	anv.	Oh		
VREF Input Voltage Range (Note 9)	WWW	100X.COM.TW WWW	1.0		VDD + 50mV	V
VREF Input Current	WWW	VREF = 2.5V		100	150	V
VREF Input Resistance	XIV.	N. To. COMP.	18	25		kΩ
Shutdown VREF Input Current	M	TV.100 E		0.01	100	μΑ
REFADJ Buffer Disable Threshold	1		VDD - 0.5			V



+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V \text{ to } +3.6V \text{ (MAX1246)}; V_{DD} = +2.7V \text{ to } +5.25V \text{ (MAX1247)}; COM = 0V; f_{SCLK} = 2.0MHz; external clock (50% duty cycle); 15 clocks/conversion cycle (133ksps); MAX1246—4.7<math>\mu$ F capacitor at VREF pin; MAX1247—external reference, VREF = 2.5V applied to VREF pin; $T_A = T_{MIN}$ to T_{MAX} ; unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
EXTERNAL REFERENCE AT	REFADJ	100Y. ONLTW	W 100 10	M.I.	7
Connecitive Dynama et VDEE	N	Internal compensation mode	0	UON.	
Capacitive Bypass at VREF	- N	External compensation mode	4.7	CON.	μF
Deference Duffer Cain		MAX1246	WKK	2.06	V/V
Reference Buffer Gain	TW	MAX1247	N	2.00	
DEETH ON COM	TW	MAX1246	MM	±50	
REFADJ Input Current	7.3	MAX1247		±10	μΑ

WWW.100Y.COM.TW +2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7 \text{V to } +3.6 \text{V (MAX1246)}; V_{DD} = +2.7 \text{V to } +5.25 \text{V (MAX1247)}; \text{COM} = 0 \text{V}; \\ f_{SCLK} = 2.0 \text{MHz}; \text{ external clock (50\% duty cycle)}; \\ 15 \text{ clocks/conversion cycle (133ksps)}; \text{MAX1246} -4.7 \mu\text{F capacitor at VREF pin; MAX1247} -\text{external reference, VREF} = 2.5 \text{V applied clocks/conversion}$ to VREF pin; $T_A = T_{MIN}$ to T_{MAX} ; unless otherwise noted.)

PARAMETER	SYMBOL	1W.100	COL	NDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (DIN, SCLK, CS	, SHDN)	W 11	OXICE	W.T.M.	VI 10	DY.	M.T.	N
DIN, SCLK, CS Input High Voltage	V/	V _{DD} ≤ 3.6V	on V.C	UE TW	2.0	nn Y.C'	- 1 T	V
DIN, SCLK, CS Input High Voltage	VIH	V _{DD} > 3.6V, MAX1247 only			3.0		ON	V
DIN, SCLK, CS Input Low Voltage	VIL	W W	700 7.	COWITH	W.	100 -	0.8	V
DIN, SCLK, CS Input Hysteresis	V _{HYST}	MAN	11007	.Co. III	MAL	0.2		V
DIN, SCLK, CS Input Leakage	I _{IN}	V _{IN} = 0V or	r V _{DD}	V.CON. TW	MALA	±0.01	±1	μΑ
DIN, SCLK, CS Input Capacitance	CIN	(Note 7)	M. Inc	COM	WIN	M.In.	15	pF
SHDN Input High Voltage	V _{SH}	1111	- IN 10	O. COWILL	V _{DD} - 0.4	TV.10	0	V
SHDN Input Mid Voltage	V _{SM}	W	711	10Y.Co	1.1	V	'DD - 1.1	V
SHDN Input Low Voltage	V _{SL}	11	MM	ON COM	W	MAL	0.4	V
SHDN Input Current	Is	SHDN = 0\	or V _{DD}	Inn - COM.		TWW.	±4.0	μΑ
SHDN Voltage, Floating	VFLT	SHDN = FL	OAT	11001. OWITH		V _{DD} /2	1.100	V
SHDN Maximum Allowed Leakage, Mid Input	OM.TY	SHDN = FL	SHDN = FLOAT			MM.	±100	nA
DIGITAL OUTPUTS (DOUT, SSTE	RB)			W.100 COM.1	-1	- 137	111.10	-1 C
0.1.11111111111111111111111111111111111		ISINK = 5mA ISINK = 16mA ISOURCE = 0.5mA		11/4		0.4	103	
Output Voltage Low	VoL			MAN. CO.		W	0.8	V.
Output Voltage High	VoH	ISOURCE =	0.5mA	MAN TON	V _{DD} - 0.5	<1	MW.	V
Three-State Leakage Current		$\overline{\text{CS}} = V_{\text{DD}}$		1W.100	1.1.	±0.01	±10	μΑ
Three-State Output Capacitance	Cout	$\overline{CS} = V_{DD}$	(Note 7)	WW. 1007.	M.T.W		15	pF
POWER REQUIREMENTS	ON C	DE TOWN		MANA	TW		WW	-110
Desitive Currely Veltage	V-=1 (MAX1246	ĸī.	TIWW.IO	2.70	J	3.60	V
Positive Supply Voltage	V_{DD}	MAX1247		A. 100 s.	2.70	-1	5.25	V.1
Man	11007	- N T	Operatir	ng mode, full-scale input	TMO	1.2	2.0	mA
Positive Supply Current, MAX1246	I _{DD}	V _{DD} = 3.6V	Fast pov	wer-down	L.COM	30	70	
7		COM	Full power-down		COMP.	1.2	10	μΑ
M.	TX 10	Operating	mode,	V _{DD} = 5.25V	COM	1.8	2.5	^
N		full-scale in	nput	$V_{DD} = 3.6V$	64.0	0.9	1.5	mA
Positive Supply Current, MAX1247	I_{DD}	Fast power	-down	I WWW.	OUT.CO.	30	70	
		E <1 C		$V_{DD} = 5.25V$	ST CC	3.5	15	μΑ
		Full power-	down	V _{DD} = 3.6V	100	1.2	10	
Supply Rejection (Note 10)	PSR	V _{DD} = 2.7\ external re	to V _{DD(N}	MAX), full-scale input, : 2.500V		±0.3		mV



TIMING CHARACTERISTICS


 $(V_{DD} = +2.7V \text{ to } +3.6V \text{ (MAX1246)}; V_{DD} = +2.7V \text{ to } +5.25V \text{ (MAX1247)}; T_A = T_{MIN} \text{ to } T_{MAX}; \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	1007	CONDITIONS	MIN	TYP MAX	UNITS
Acquisition Time	tACQ	Mir	V.CON WY	1.5	Y.Co.	μs
DIN to SCLK Setup	t _{DS}	W.Inc	COM.	100	COM.	ns
DIN to SCLK Hold	tDH	10	Or. OWITH	1111.111	0 0	ns
SCLK Fall to Output Data Valid	+	Figure 1	MAX124C/E	20	200	IW no
SCLK Fall to Output Data Valid	tDO	Figure 1	MAX124M	20	240	ns
CS Fall to Output Enable	t _{DV}	Figure 1	100, COM: 1	WW	240	ns
CS Rise to Output Disable	t _{TR}	Figure 2	1100Y.	W. A.	240	ns
CS to SCLK Rise Setup	tcss	WWW	W.CO. TV	100	-100X.Co	ns
CS to SCLK Rise Hold	tcsh		M. Jan. COM.	0	M. C	ns
SCLK Pulse Width High	tcH	- 11	TN.100 COM.TH	200	VIVI.100	ns
SCLK Pulse Width Low	tcL	W	11001.	200	100 X.	ns
SCLK Fall to SSTRB	tsstrb	Figure 1	MM. T. COM.	T/	240	ns
CS Fall to SSTRB Output Enable	tsdv	External clo	ock mode only, Figure 1	1	240	ns
CS Rise to SSTRB Output Disable	tstr	External clo	ock mode only, Figure 2		240	ns
SSTRB Rise to SCLK Rise	tsck	Internal clo	ck mode only (Note 7)	0	MM. 100	ns

- **Note 1:** Tested at $V_{DD} = 2.7V$; COM = 0V; unipolar single-ended input mode.
- Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated.
- Note 3: MAX1246—internal reference, offset nulled; MAX1247—external reference (V_{REF} = +2.500V), offset nulled.
- Note 4: Ground "on" channel; sine wave applied to all "off" channels.
- Note 5: Conversion time defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
- **Note 6:** The common-mode range for the analog inputs is from AGND to V_{DD}.
- Note 7: Guaranteed by design. Not subject to production testing.
- Note 8: External load should not change during conversion for specified accuracy.
- **Note 9:** ADC performance is limited by the converter's noise floor, typically 300µVp-p.
- Note 10: Measured as VFS(2.7V) VFS(VDD.MAX).

Typical Operating Characteristics


(V_{DD} = 3V, VREF = 2.5V, f_{SCLK} = 2MHz, C_{LOAD} = 20pF, T_A = +25°C, unless otherwise noted.)



+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16


Typical Operating Characteristics (continued)


(VDD = 3V, VREF = 2.5V, f_{SCLK} = 2MHz, C_{LOAD} = 20pF, T_{A} = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(VDD = 3V, VREF = 2.5V, f_{SCLK} = 2MHz, C_{LOAD} = 20pF, T_A = +25°C, unless otherwise noted.)




















勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16

Pin Description

PIN	NAME	FUNCTION
N.N.1700	VDD	Positive Supply Voltage
2–5	CH0-CH3	Sampling Analog Inputs
6 VA	СОМ	Ground reference for analog inputs. COM sets zero-code voltage in single-ended mode. Must be stable to ±0.5LSB.
7,11	SHDN	Three-Level Shutdown Input. Pulling SHDN low shuts the MAX1246/MAX1247 down; otherwise, they are fully operational. Pulling SHDN high puts the reference-buffer amplifier in internal compensation mode. Letting SHDN float puts the reference-buffer amplifier in external compensation mode.
8	VREF	Reference-Buffer Output/ADC Reference Input. Reference voltage for analog-to-digital conversion. In internal reference mode (MAX1246 only), the reference buffer provides a 2.500V nominal output, externally adjustable at REFADJ. In external reference mode, disable the internal buffer by pulling REFADJ to VDD.
9	REFADJ	Input to the Reference-Buffer Amplifier. To disable the reference-buffer amplifier, tie REFADJ to VDD.
10	AGND	Analog Ground
11	DGND	Digital Ground
12	DOUT	Serial Data Output. Data is clocked out at SCLK's falling edge. High impedance when $\overline{\text{CS}}$ is high.
13	SSTRB	Serial Strobe Output. In internal clock mode, SSTRB goes low when the MAX1246/MAX1247 begin the A/D conversion, and goes high when the conversion is finished. In external clock mode, SSTRB pulses high for one clock period before the MSB decision. High impedance when $\overline{\text{CS}}$ is high (external clock mode).
14	DIN	Serial Data Input. Data is clocked in at SCLK's rising edge.
15	CS	Active-Low Chip Select. Data will not be clocked into DIN unless \overline{CS} is low. When \overline{CS} is high, DOUT is high impedance.
16	SCLK	Serial Clock Input. Clocks data in and out of serial interface. In external clock mode, SCLK also sets the conversion speed. (Duty cycle must be 40% to 60%.)




Figure 1. Load Circuits for Enable Time




Figure 2. Load Circuits for Disable Time



Detailed Description

The MAX1246/MAX1247 analog-to-digital converters (ADCs) use a successive-approximation conversion technique and input track/hold (T/H) circuitry to convert an analog signal to a 12-bit digital output. A flexible serial interface provides easy interface to microprocessors (µPs). Figure 3 is a block diagram of the MAX1246/MAX1247.

Pseudo-Differential Input

The sampling architecture of the ADC's analog comparator is illustrated in the equivalent input circuit (Figure 4). In single-ended mode, IN+ is internally switched to CH0-CH3, and IN- is switched to COM. In differential mode, IN+ and IN- are selected from two pairs: CH0/CH1 and CH2/CH3. Configure the channels with Tables 2 and 3. Please note that the codes for CH0-CH3 in the MAX1246/MAX1247 correspond to the codes for CH2-CH5 in the eight-channel (MAX146/MAX147) versions.

In differential mode, IN- and IN+ are internally switched to either of the analog inputs. This configuration is pseudo-differential to the effect that only the signal at IN+ is sampled. The return side (IN-) must remain stable within $\pm 0.5 LSB$ ($\pm 0.1 LSB$ for best results) with respect to AGND during a conversion. To accomplish this, connect a $0.1 \mu F$ capacitor from IN- (the selected analog input) to AGND.

During the acquisition interval, the channel selected as the positive input (IN+) charges capacitor C_{HOLD}. The acquisition interval spans three SCLK cycles and ends on the falling SCLK edge after the last bit of the

input control word has been entered. At the end of the acquisition interval, the T/H switch opens, retaining charge on C_{HOLD} as a sample of the signal at IN+.

The conversion interval begins with the input multiplexer switching C_{HOLD} from the positive input (IN+) to the negative input (IN-). In single-ended mode, IN- is simply COM. This unbalances node ZERO at the comparator's input. The capacitive DAC adjusts during the remainder of the conversion cycle to restore node ZERO to 0V within the limits of 12-bit resolution. This action is equivalent to transferring a 16pF x [(V_{IN+}) - (V_{IN-})] charge from C_{HOLD} to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal.

Track/Hold

The T/H enters its tracking mode on the falling clock edge after the fifth bit of the 8-bit control word has been shifted in. It enters its hold mode on the falling clock edge after the eighth bit of the control word has been shifted in. If the converter is set up for single-ended inputs, IN- is connected to COM, and the converter samples the "+" input. If the converter is set up for differential inputs, IN- connects to the "-" input, and the difference of IIN+ - IN-I is sampled. At the end of the conversion, the positive input connects back to IN+, and CHOLD charges to the input signal.

The time required for the T/H to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens, and more time must be




Figure 3. Block Diagram




Figure 4. Equivalent Input Circuit

+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16

Table 1. Control-Byte Format

BIT 7 (MSB)	BIT 6	TW	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	TW	BIT 0 (LSB)
START	SEL2	TW	SEL1	SEL0	UNI/BIP	SGL/DIF	PD1	VI	PD0

BIT	NAME	DESCRIPTION	ON							
7(MSB)	START	START The first logic "1" bit after $\overline{\text{CS}}$ goes low defines the beginning of the control byte.								
6 5 4	SEL2 SEL1 SEL0	These three	These three bits select which of the four channels are used for the conversion (Tables 2 and 3							
3	UNI/BIP		t signal i	polar. Selects unipolar or bipolar conversion mode. In unipolar mode, an from 0V to VREF can be converted; in bipolar mode, the signal can range /REF / 2.						
2	SGL/DIF	ended mode	e, input :	= differential. Selects single-ended or differential conversions. In single- signal voltages are referred to COM. In differential mode, the voltage two channels is measured (Tables 2 and 3).						
1	PD1	Selects cloc	k and p	ower-down modes.						
0(LSB)	PD0		PDO .	Mode 100 Mod						
. ,		0 0)	Full power-down						
		0 0	- 1	Fast power-down						
		011)	Internal clock mode						
		1 CO ^{N 1}	-11	External clock mode						

allowed between conversions. The acquisition time, tACQ, is the maximum time the device takes to acquire the signal, and is also the minimum time needed for the signal to be acquired. It is calculated by the following equation:

$$t_{ACQ} = 9 \times (R_S + R_{IN}) \times 16pF$$

where R_{IN} = $9k\Omega$, R_S = the source impedance of the input signal, and t_{ACQ} is never less than 1.5µs. Note that source impedances below $1k\Omega$ do not significantly affect the ADC's AC performance.

Higher source impedances can be used if a $0.01\mu F$ capacitor is connected to the individual analog inputs. Note that the input capacitor forms an RC filter with the input source impedance, limiting the ADC's signal bandwidth.

Input Bandwidth

The ADC's input tracking circuitry has a 2.25MHz small-signal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

Analog Input Protection

Internal protection diodes, which clamp the analog input to V_{DD} and AGND, allow the channel input pins to swing from AGND - 0.3V to V_{DD} + 0.3V without damage. However, for accurate conversions near full scale, the inputs must not exceed V_{DD} by more than 50mV or be lower than AGND by 50mV.

If the analog input exceeds 50mV beyond the supplies, do not forward bias the protection diodes of off channels over 4mA.

How to Start a Conversion

Start a conversion by clocking a control byte into DIN. With \overline{CS} low, each rising edge on SCLK clocks a bit from DIN into the MAX1246/MAX1247's internal shift register. After \overline{CS} falls, the first arriving logic "1" bit defines the control byte's MSB. Until this first "start" bit arrives, any number of logic "0" bits can be clocked into DIN with no effect. Table 1 shows the control-byte format.

The MAX1246/MAX1247 are compatible with SPI™/QSPI™ and Microwire™ devices. For SPI, select the correct clock polarity and sampling edge in the SPI control registers: set CPOL = 0 and CPHA = 0. Microwire, SPI, and QSPI all transmit a byte and receive a byte at the same time. Using the *Typical Operating*

Table 2. Channel Selection in Single-Ended Mode (SGL/DIF = 1)

SEL2	SEL1	SEL0	CH0 CH1	CH2	СНЗ	COM
0,00%	0 T	1	N 1047.	W .1 VI.1	003. COM	
1 005	CO O TW	1 WW	100Y.Co.	MM	1007.	LTW -
0	V.COT	0	VW. COME TW	#////	100 Y.Co	-WTI
111.100		0	MAN'IN COMP.	WWI	N. P. CO	W. T.

Table 3. Channel Selection in Differential Mode (SGL/DIF = 0)

SEL2	SEL1	SEL0	CH0	CH1	CH2	СНЗ
0	007.0	1	1407.	OM.TV	W 100	COMITY
0	ANY PURIT	W 0 W	TWW.	WIM	100	T.M.
1	O COM	1 .	WWW.	COMMAN	MMA	OY.CO
1	V.100 1, COM	0	WW.In	COM	AMW.T	ON COM

Circuit, the simplest software interface requires only three 8-bit transfers to perform a conversion (one 8-bit transfer to configure the ADC, and two more 8-bit transfers to clock out the 12-bit conversion result). See Figure 19 for MAX1246/MAX1247 QSPI connections.

Simple Software Interface

Make sure the CPU's serial interface runs in master mode so the CPU generates the serial clock. Choose a clock frequency from 100kHz to 2MHz.

- Set up the control byte for external clock mode and call it TB1. TB1 should be of the format: 1XXXXX11 binary, where the Xs denote the particular channel and conversion mode selected.
- 2) Use a general-purpose I/O line on the CPU to pull CS low.
- Transmit TB1 and, simultaneously, receive a byte and call it RB1. Ignore RB1.
- 4) Transmit a byte of all zeros (\$00 hex) and, simultaneously, receive byte RB2.
- 5) Transmit a byte of all zeros (\$00 hex) and, simultaneously, receive byte RB3.
- 6) Pull $\overline{\text{CS}}$ high.

Figure 5 shows the timing for this sequence. Bytes RB2 and RB3 contain the result of the conversion, padded with one leading zero and three trailing zeros. The total conversion time is a function of the serial-clock frequency and the amount of idle time between 8-bit transfers. To avoid excessive T/H droop, make sure the total conversion time does not exceed 120µs.

Digital Output

In unipolar input mode, the output is straight binary (Figure 16). For bipolar inputs, the output is two's complement (Figure 17). Data is clocked out at the falling edge of SCLK in MSB-first format.

Clock Modes

The MAX1246/MAX1247 may use either an external serial clock or the internal clock to perform the successive-approximation conversion. In both clock modes, the external clock shifts data in and out of the MAX1246/MAX1247. The T/H acquires the input signal as the last three bits of the control byte are clocked into DIN. Bits PD1 and PD0 of the control byte program the clock mode. Figures 6–9 show the timing characteristics common to both modes.

External Clock

In external clock mode, the external clock not only shifts data in and out, but it also drives the analog-to-digital conversion steps. SSTRB pulses high for one clock period after the last bit of the control byte. Successive-approximation bit decisions are made and appear at DOUT on each of the next 12 SCLK falling edges (Figure 5). SSTRB and DOUT go into a high-impedance state when $\overline{\text{CS}}$ goes high; after the next $\overline{\text{CS}}$ falling edge, SSTRB outputs a logic low. Figure 7 shows the SSTRB timing in external clock mode.

The conversion must complete in some minimum time, or droop on the sample-and-hold capacitors may degrade conversion results. Use internal clock mode if the serial clock frequency is less than 100kHz, or if serial clock interruptions could cause the conversion interval to exceed 120µs.

+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16




Figure 5. 24-Clock External Clock Mode Conversion Timing (Microwire and SPI Compatible, QSPI Compatible with f_{SCLK}≤ 2MHz)




Figure 6. Detailed Serial-Interface Timing

Internal Clock

In internal clock mode, the MAX1246/MAX1247 generate their own conversion clocks internally. This frees the μP from the burden of running the SAR conversion clock and allows the conversion results to be read back at the processor's convenience, at any clock rate from 0MHz to 2MHz. SSTRB goes low at the start of the conversion and then goes high when the conversion is complete. SSTRB is low for a maximum of 7.5 μS (SHDN = FLOAT), during which time SCLK should remain low for best noise performance.

An internal register stores data when the conversion is in progress. SCLK clocks the data out of this register at any time after the conversion is complete. After SSTRB goes high, the next falling clock edge produces the MSB of the conversion at DOUT, followed by the remaining bits in MSB-first format (Figure 8). $\overline{\text{CS}}$ does not need to be held low once a conversion is started. Pulling $\overline{\text{CS}}$ high prevents data from being clocked into the MAX1246/MAX1247 and three-states DOUT, but it does not adversely affect an internal clock mode




Figure 7. External Clock Mode SSTRB Detailed Timing




Figure 8. Internal Clock Mode Timing

conversion already in progress. When internal clock mode is selected, SSTRB does not go into a high-impedance state when $\overline{\text{CS}}$ goes high.

Figure 9 shows the SSTRB timing in internal clock mode. In this mode, data can be shifted in and out of the MAX1246/MAX1247 at clock rates exceeding 2.0MHz if the minimum acquisition time (t_{ACQ}) is kept above 1.5 μ s.

Data Framing

The falling edge of $\overline{\text{CS}}$ does **not** start a conversion. The first logic high clocked into DIN is interpreted as a start bit and defines the first bit of the control byte. A

conversion starts on SCLK's falling edge, after the eighth bit of the control byte (the PD0 bit) is clocked into DIN. The start bit is defined as follows:

The first high bit clocked into DIN with \overline{CS} low any time the converter is idle; e.g., after V_{DD} is applied.

OR

The first high bit clocked into DIN after bit 5 of a conversion in progress is clocked onto the DOUT pin.

If CS is toggled before the current conversion is complete, the next high bit clocked into DIN is recognized as a start bit; the current conversion is terminated, and a new one is started.

The fastest the MAX1246/MAX1247 can run with $\overline{\text{CS}}$ held low between conversions is 15 clocks per conversion. Figure 10a shows the serial-interface timing necessary to perform a conversion every 15 SCLK cycles in external clock mode. If $\overline{\text{CS}}$ is tied low and SCLK is continuous, guarantee a start bit by first clocking in 16 zeros.

Most microcontrollers (μ Cs) require that conversions occur in multiples of 8 SCLK clocks; 16 clocks per conversion is typically the fastest that a μ C can drive the MAX1246/MAX1247. Figure 10b shows the serial-interface timing necessary to perform a conversion every 16 SCLK cycles in external clock mode.




Figure 9. Internal Clock Mode SSTRB Detailed Timing




Figure 10a. External Clock Mode, 15 Clocks/Conversion Timing




Figure 10b. External Clock Mode, 16 Clocks/Conversion Timing



Http://www. 100y. com. tw

+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16

Applications Information

Power-On Reset

When power is first applied, and if \overline{SHDN} is not pulled low, internal power-on reset circuitry activates the MAX1246/MAX1247 in internal clock mode, ready to convert with SSTRB = high. After the power supplies stabilize, the internal reset time is 10µs, and no conversions should be performed during this phase. SSTRB is high on power-up and, if \overline{CS} is low, the first logical 1 on DIN is interpreted as a start bit. Until a conversion takes place, DOUT shifts out zeros. (Also see Table 4.)

Reference-Buffer Compensation

In addition to its shutdown function, SHDN selects internal or external compensation. The compensation affects both power-up time and maximum conversion speed. The 100kHz minimum clock rate is limited by droop on the sample-and-hold and is independent of the compensation used.

Float SHDN to select external compensation. The *Typical Operating Circuit* uses a 4.7µF capacitor at VREF. A 4.7µF value ensures reference-buffer stability and allows converter operation at the 2MHz full clock speed. External compensation increases power-up time (see the *Choosing Power-Down Mode* section and Table 4).

Pull SHDN high to select internal compensation. Internal compensation requires no external capacitor at VREF and allows for the shortest power-up times. The maximum clock rate is 2MHz in internal clock mode and 400kHz in external clock mode.

Choosing Power-Down Mode

You can save power by placing the converter in a low-current shutdown state between conversions. Select full power-down mode or fast power-down mode via bits 1 and 0 of the DIN control byte with SHDN high or floating

(Tables 1 and 5). In both software power-down modes, the serial interface remains operational, but the ADC does not convert. Pull SHDN low at any time to shut down the converter completely. SHDN overrides bits 1 and 0 of the control byte.

Full power-down mode turns off all chip functions that draw quiescent current, reducing supply current to $2\mu A$ (typ). Fast power-down mode turns off all circuitry except the bandgap reference. With fast power-down mode, the supply current is $30\mu A$. Power-up time can be shortened to $5\mu s$ in internal compensation mode.

Table 4 shows how the choice of reference-buffer compensation and power-down mode affects both power-up delay and maximum sample rate. In external compensation mode, power-up time is 20ms with a 4.7μF compensation capacitor when the capacitor is initially fully discharged. From fast power-down, start-up time can be eliminated by using low-leakage capacitors that do not discharge more than 1/2LSB while shut down. In power-down, leakage currents at VREF cause droop on the reference bypass capacitor. Figures 11a and 11b show the various power-down sequences in both external and internal clock modes.

Software Power-Down

Software power-down is activated using bits PD1 and PD0 of the control byte. As shown in Table 5, PD1 and PD0 also specify the clock mode. When software shutdown is asserted, the ADC operates in the last specified clock mode until the conversion is complete. Then the ADC powers down into a low quiescent-current state. In internal clock mode, the interface remains active and conversion results may be clocked out after the MAX1246/MAX1247 enter a software power-down.

The first logical 1 on DIN is interpreted as a start bit and powers up the MAX1246/MAX1247. Following the start bit, the data input word or control byte also

Table 4. Typical Power-Up Delay Times

REFERENCE BUFFER	REFERENCE- BUFFER COMPENSATION MODE	VREF CAPACITOR (μF)	POWER-DOWN MODE	POWER-UP DELAY (μs)	MAXIMUM SAMPLING RATE (ksps)
Enabled	Internal	UW.100	Fast	5	26
Enabled	Internal	1007.	Full	300	26
Enabled	External	4.7	Fast	See Figure 13c	133
Enabled	External	4.7	Full	See Figure 13c	133
Disabled			Fast	2	133
Disabled			Full	2	133




Figure 11a. Timing Diagram Power-Down Modes, External Clock




Figure 11b. Timing Diagram Power-Down Modes, Internal Clock

determines clock mode and power-down states. For example, if the DIN word contains PD1 = 1, then the chip remains powered up. If PD0 = PD1 = 0, a power-down resumes after one conversion.

Hardware Power-Down

Pulling SHDN low places the converter in hardware power-down (Table 6). Unlike software power-down mode, the conversion is not completed; it stops coincidentally with SHDN being brought low. SHDN also

controls the clock frequency in internal clock mode. Letting SHDN float sets the internal clock frequency to 1.8MHz. When returning to normal operation with SHDN floating, there is a tRC delay of approximately $2\text{M}\Omega \times \text{CL}$, where CL is the capacitive loading on the SHDN pin. Pulling SHDN high sets internal clock frequency to 225kHz. This feature eases the settling-time requirement for the reference voltage. With an external reference, the MAX1246/MAX1247 can be considered fully powered up within 2µs of actively pulling $\overline{\text{SHDN}}$ high.

Power-Down Sequencing

The MAX1246/MAX1247 auto power-down modes can save considerable power when operating at less than maximum sample rates. Figures 12, 13a, and 13b show the average supply current as a function of the sampling rate. The following discussion illustrates the various power-down sequences.

Lowest Power at up to 500 Conversions/Channel/Second

The following examples show two different power-down sequences. Other combinations of clock rates, compensation modes, and power-down modes may give lowest power consumption in other applications.




Figure 12. Average Supply Current vs. Conversion Rate with External Reference




Figure 13b. MAX1246 Supply Current vs. Conversion Rate, FASTPD

Figure 13a depicts the MAX1246 power consumption for one or four channel conversions utilizing full power-down mode and internal-reference compensation. A 0.047µF bypass capacitor at REFADJ forms an RC filter with the internal $20k\Omega$ reference resistor with a 0.9ms time constant. To achieve full 12-bit accuracy, 10 time constants or 9ms are required after power-up. Waiting this 9ms in FASTPD mode instead of in full power-up can reduce power consumption by a factor of 10 or more. This is achieved by using the sequence shown in Figure 14.




Figure 13a. MAX1246 Supply Current vs. Conversion Rate, FULLPD




Figure 13c. Typical Reference-Buffer Power-Up Delay vs. Time in Shutdown

+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16




Figure 14. MAX1246 FULLPD/FASTPD Power-Up Sequence

Lowest Power at Higher Throughputs

Figure 13b shows the power consumption with external-reference compensation in fast power-down, with one and four channels converted. The external 4.7µF compensation requires a 200µs wait after power-up with one dummy conversion. This circuit combines fast multi-channel conversion with the lowest power consumption possible. Full power-down mode may provide increased power savings in applications where the MAX1246/MAX1247 are inactive for long periods of time, but where intermittent bursts of high-speed conversions are required.

Internal and External References

The MAX1246 can be used with an internal or external reference voltage, whereas an external reference is required for the MAX1247. An external reference can be connected directly at VREF or at the REFADJ pin.

An internal buffer is designed to provide 2.5V at VREF for both the MAX1246 and the MAX1247. The MAX1246's internally trimmed 1.21V reference is buffered with a 2.06 gain. The MAX1247's REFADJ pin is also buffered with a 2.00 gain to scale an external 1.25V reference at REFADJ to 2.5V at VREF.

Internal Reference (MAX1246)

The MAX1246's full-scale range with the internal reference is 2.5V with unipolar inputs and ± 1.25 V with bipolar inputs. The internal reference voltage is adjustable to ± 1.5 % with the circuit in Figure 15.

External Reference

With both the MAX1246 and MAX1247, an external reference can be placed at either the input (REFADJ) or the output (VREF) of the internal reference-buffer amplifier. The REFADJ input impedance is typically $20k\Omega$ for the MAX1246, and higher than $100k\Omega$ for the MAX1247.




Figure 15. MAX1246 Reference-Adjust Circuit

Table 5. Software Power-Down and Clock Mode

PD1	PD0	DEVICE MODE
0	01.00	Full Power-Down
0	1.V.C	Fast Power-Down
1	0	Internal Clock
1	WW.100	External Clock

Table 6. Hard-Wired Power-Down and Internal Clock Frequency

SHDN STATE	DEVICE MODE	REFERENCE BUFFER COMPENSATION	INTERNAL CLOCK FREQUENCY
1	Enabled	Internal	225kHz
Floating	Enabled	External	1.8MHz
0	Power-Down	N/A	N/A

At VREF, the DC input resistance is a minimum of $18k\Omega$. During conversion, an external reference at VREF must deliver up to $350\mu A$ DC load current and have 10Ω or less output impedance. If the reference has a higher output impedance or is noisy, bypass it close to the VREF pin with a $4.7\mu F$ capacitor.

Using the REFADJ input makes buffering the external reference unnecessary. To use the direct VREF input, disable the internal buffer by tying REFADJ to V_{DD} . In power-down, the input bias current to REFADJ can be as much as 25 μ A with REFADJ tied to V_{DD} . Pull REFADJ to AGND to minimize the input bias current in power-down.

Transfer Function

Table 7 shows the full-scale voltage ranges for unipolar and bipolar modes.

The external reference must have a temperature coefficient of 4ppm/°C or less to achieve accuracy to within 1LSB over the 0°C to +70°C commercial temperature range.

Figure 16 depicts the nominal, unipolar input/output (I/O) transfer function, and Figure 17 shows the bipolar input/output transfer function. Code transitions occur halfway between successive-integer LSB values. Output coding is binary, with 1LSB = $610\mu V$ (2.5V / 4096) for unipolar operation, and 1LSB = $610\mu V$ [(2.5V / 2 - 2.5V / 2) / 4096] for bipolar operation.

Layout, Grounding, and Bypassing

For best performance, use printed circuit boards. Wire-wrap boards are not recommended. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

Figure 18 shows the recommended system ground connections. Establish a single-point analog ground (star ground point) at AGND, separate from the logic ground. Connect all other analog grounds and DGND to the star ground. No other digital system ground should be connected to this ground. For lowest-noise operation, the ground return to the star ground's power




Figure 16. Unipolar Transfer Function, Full Scale (FS) = VREF + COM, Zero Scale (ZS) = COM

supply should be low impedance and as short as possible.

High-frequency noise in the V_{DD} power supply may affect the high-speed comparator in the ADC. Bypass the supply to the star ground with $0.1\mu F$ and $1\mu F$ capacitors close to pin 1 of the MAX1246/MAX1247. Minimize capacitor lead lengths for best supply-noise rejection. If the power supply is very noisy, a 10Ω resistor can be connected as a lowpass filter (Figure 18).

High-Speed Digital Interfacing with QSPI

The MAX1246/MAX1247 can interface with QSPI using the circuit in Figure 19 (fSCLK = 2.0MHz, CPOL = 0, CPHA = 0). This QSPI circuit can be programmed to do a conversion on each of the four channels. The result is stored in memory without taxing the CPU, since QSPI incorporates its own microsequencer.

The MAX1246/MAX1247 are QSPI compatible up to its maximum external clock frequency of 2MHz.

Table 7. Full Scale and Zero Scale

UNIPOLA	BIPOLAR MODE			
Full Scale	Zero Scale	Positive Full Scale	Zero Scale	Negative Full Scale
VREF + COM	СОМ	VREF / 2 + COM	СОМ	-VREF / 2 + COM




Figure 17. Bipolar Transfer Function, Full Scale (FS) = VREF / 2 + COM, Zero Scale (ZS) = COM

TMS320LC3x Interface

Figure 20 shows an application circuit to interface the MAX1246/MAX1247 to the TMS320 in external clock mode. The timing diagram for this interface circuit is shown in Figure 21.

Use the following steps to initiate a conversion in the MAX1246/MAX1247 and to read the results:

- The TMS320 should be configured with CLKX (transmit clock) as an active-high output clock and CLKR (TMS320 receive clock) as an active-high input clock. CLKX and CLKR on the TMS320 are tied together with the MAX1246/MAX1247's SCLK input.
- 2) The MAX1246/MAX1247's $\overline{\text{CS}}$ pin is driven low by the TMS320's XF_ I/O port to enable data to be clocked into the MAX1246/MAX1247's DIN.
- 3) An 8-bit word (1XXXXX11) should be written to the MAX1246/MAX1247 to initiate a conversion and place the device into external clock mode. Refer to Table 1 to select the proper XXXXX bit values for your specific application.




Figure 18. Power-Supply Grounding Connection

- 4) The MAX1246/MAX1247's SSTRB output is monitored via the TMS320's FSR input. A falling edge on the SSTRB output indicates that the conversion is in progress and data is ready to be received from the MAX1246/MAX1247.
- 5) The TMS320 reads in one data bit on each of the next 16 rising edges of SCLK. These data bits represent the 12-bit conversion result followed by four trailing bits, which should be ignored.
- 6) Pull CS high to disable the MAX1246/MAX1247 until the next conversion is initiated.




Figure 19. MAX1246/MAX1247 QSPI Connections, External Reference




Figure 20. MAX1246/MAX1247-to-TMS320 Serial Interface





Figure 21. TMS320 Serial-Interface Timing Diagram

_Ordering Information (continued)

PART [†]	TEMP RANGE	PIN-PACKAGE	INL (LSB)
MAX1246AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX1246BEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX1246AEEE	-40°C to +85°C	16 QSOP	±1/2
MAX1246BEEE	-40°C to +85°C	16 QSOP	±1
MAX1246AMJE	-55°C to +125°C	16 CERDIP*	±1/2
MAX1246BMJE	-55°C to +125°C	16 CERDIP*	±1
MAX1247ACPE	0°C to +70°C	16 Plastic DIP	±1/2
MAX1247BCPE	0°C to +70°C	16 Plastic DIP	±1
MAX1247ACEE	0°C to +70°C	16 QSOP	±1/2
MAX1247BCEE	0°C to +70°C	16 QSOP	±1
MAX1247CCEE	-0°C to +70°C	16 QSOP	±2
MAX1247AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX1247BEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX1247AEEE	-40°C to +85°C	16 QSOP	±1/2
MAX1247BEEE	-40°C to +85°C	16 QSOP	±1
MAX1247CEEE	-40°C to +85°C	16 QSOP	±2
MAX1247AMJE	-55°C to +125°C	16 CERDIP*	±1/2
MAX1247BMJE	-55°C to +125°C	16 CERDIP*	±1

^{*} Contact factory for availability of CERDIP package, and for processing to MIL-STD-883B.

Pin Configuration




Chip Information


TRANSISTOR COUNT: 2554

+2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16

Package Information



Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.