19-0230; Rev 2a; 1/97

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

General Description


The MAX536/MAX537 combine four 12-bit, voltage-output digital-to-analog converters (DACs) and four precision output amplifiers in a space-saving 16-pin package. Offset, gain, and linearity are factory calibrated to provide the MAX536's ±1LSB total unadjusted error. The MAX537 operates with ±5V supplies, while the MAX536 uses -5V and +12V to +15V supplies.

Each DAC has a double-buffered input, organized as an input register followed by a DAC register. A 16-bit serial word is used to load data into each input/DAC register. The serial interface is compatible with either SPI/QSPI™ or Microwire™, and allows the input and DAC registers to be updated independently or simultaneously with a single software command. The DAC registers can be simultaneously updated with a hardware LDAC pin. All logic inputs are TTL/CMOS compatible.

Applications

Industrial Process Controls Automatic Test Equipment Digital Offset and Gain Adjustment Motion Control Devices Remote Industrial Controls Microprocessor-Controlled Systems

Functional Diagram



Features

- Four 12-Bit DACs with Output Buffers
- Simultaneous or Independent Control of Four DACs via a 3-Wire Serial Interface
- Power-On Reset
- **SPI/QSPI** and Microwire Compatible
- ±1LSB Total Unadjusted Error (MAX536)
- **Full 12-Bit Performance without Adjustments**
- ±5V Supply Operation (MAX537)
- **Double-Buffered Digital Inputs**
- ♦ Buffered Voltage Output
- ♦ 16-Pin DIP/SO Packages


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX536ACPE	0°C to +70°C	16 Plastic DIP	±1/2
MAX536BCPE	0°C to +70°C	16 Plastic DIP	±1
MAX536ACWE	0°C to +70°C	16 Wide SO	±1/2
MAX536BCWE	0°C to +70°C	16 Wide SO	±1
MAX536BC/D	0°C to +70°C	Dice*	±1
MAX536AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX536BEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX536AEWE	-40°C to +85°C	16 Wide SO	±1/2
MAX536BEWE	-40°C to +85°C	16 Wide SO	±1
MAX536AMDE	-55°C to +125°C	16 Ceramic SB**	±1/2
MAX536BMDE	-55°C to +125°C	16 Ceramic SB**	±1

Ordering Information continued at end of data sheet.

- Contact factory for dice specifications.
- Contact factory for availability and processing to MIL-STD-883

Pin Configuration



SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

/U/IXI/U

Maxim Integrated Products 1

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND or DGND	
MAX536	0.3V, +17V
MAX537	0.3V, +7V
Vss to AGND or DGND	7V, +0.3V
SDI, SCK, CS, LDAC, TP, SDO	
to AGND or DGND	
REFAB, REFCD to AGND or DGND	0.3V, (VDD + 0.3V)
OUT_ to AGND or DGND	VDD, VSS
Maximum Current into Any Pin	50mA

Continuous Power Dissipation (TA = +	70°C)
Plastic DIP (derate 10.53mW/°C above	e +70°C)842mW
Wide SO (derate 9.52mW/°C above	+70°C)762mW
Ceramic SB (derate 10.53mW/°C above	+70°C)842mW
Operating Temperature Ranges	
MAX53_AC_E/BC_E	0°C to +70°C
MAX53_AE_E/BE_E	40°C to +85°C
MAX53_AMDE/BMDE	55°C to +125°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX536

 $(V_{DD} = +15V, V_{SS} = -5V, REFAB/REFCD = 10V, AGND = DGND = 0V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONE	MIN TYP	MAX	UNITS		
STATIC PERFORMANCE	-ANALOG	SECTION	CONTRACTOR	1100X.C	- 317		
Resolution	N	TIWW.I	COM	12	$C_{\mathbf{O}_{M}}$	Bits	
W. 1001.	VI.I.A.	T. 2500 (W.1)	MAX536A	W.100	±1.0	- 1	
	WILL	$T_A = +25^{\circ}C$	MAX536B	11 100	±2.0	LTW	
	J. T.	WWW	MAX536AC	MAN	±2.0	WTI	
Total Unadjusted Error	DV.	u TWW.10	MAX536BC	MAN	±3.0	LCD	
(Note 1)	TUE	T T 1- T (1/1/2)	MAX536AE	W.10	±2.5	LSB	
	COM	$T_A = T_{MIN}$ to T_{MAX}	MAX536BE	WW.	±3.5	OM.	
WWW.100X	COM.	WWW WWW	MAX536AM	MAL	±3.0	CO.	
	COM	TVIV	MAX536BM	WWW	±4.0	CO_{N_T}	
100	Mount 1	MAX536A	M.1001. COM.11	±0.15	±0.50	- (20)	
Integral Nonlinearity	INL	MAX536B		1/1/1/	- LSB		
Differential Nonlinearity	DNL	Guaranteed monotonic	MM. T. COM.	W WY	±1	LSB	
W.	100 -	T. 25°C	MAX536A	W W	±2.5	ov.C	
	1001.	$T_A = +25^{\circ}C$	MAX536B	±5.0 ±5.0		00 7.	
	ONY.C	WT I	MAX536AC			1001	
Off1 F	M. To	COMITW	MAX536BC	TW	±7.5	Lagy.	
Offset Error	W.1001		MAX536AE	VI.	±6.1	mV	
	100	$T_A = T_{MIN}$ to T_{MAX}	MAX536BE	$M.I{A}$	±8.5	N.100	
	1111.	Y.COM TW	MAX536AM	WIN	±7.5	10	
	TWW.IO	COM	MAX536BM	O. T.M	±10.0	1111	
	1.W.1	RL = ∞	TANN TOO	-0.1		VN:10	
Gain Error	MM.	Di Eko	MAX536_C/E	-0.6	±1.5	LSB	
	MMM.	$R_L = 5k\Omega$	MAX536_M	±2.0		NN V	
V _{DD} Power-Supply Rejection Ratio	PSRR	TA = +25°C, 10.8V < VDI	D < 16.5V	±0.02	±0.125	LSB/V	
Vss Power-Supply Rejection Ratio	PSRR	$T_A = +25^{\circ}C, -5.5V < V_{SS}$	< -4.5V	±0.03	±0.30	LSB/V	

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

ELECTRICAL CHARACTERISTICS—MAX536 (continued)

 $(V_{DD} = +15V, V_{SS} = -5V, REFAB/REFCD = 10V, AGND = DGND = 0V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

CITY :	SYMBOL	CONDITIONS			TYP	MAX	UNITS	
MATCHING PERFORMAN	ICE (TA = +	25°C)	WW 100	Y.C.	LIW			
Total Upadiustad Fran	TUE	MAX536A	MMM	Y.CO	WT	±1.0	ICD	
Total Unadjusted Error	TUE	MAX536B	TIMM'IN	~ CO	NI.	±2.0	LSB	
Gain Error	W.	11 1001. OW.IN.	W.1	(A) 3.	±0.1	±1.0	LSB	
Offset Error	W	MAX536A	1001	±1.2	±2.5	mV		
Oliset Elloi	1	MAX536B	any.C	±1.2	±5.0			
Integral Nonlinearity	INL	TAM TOOM.	WWW.	.10	±0.2	±1.0	LSB	
REFERENCE INPUT		M. 100 F. COM.		4.100	CON.	. 1		
Reference Input Range	REF	WWW 100Y.C	TW WW	0.0	-01	V _{DD} – 4	V	
Reference Input Resistance	RREF	Code dependent, minimum	at code 555 hex	5	M.C.	WILL	kΩ	
MULTIPLYING-MODE PER	RFORMANO	E CO	M. T	WWW	ov.CC		N	
Reference 3dB Bandwidth	1.44	V _{REF} = 2V _p -p	$M_{1,1}$	W.W.M	700	OM	kHz	
NW.100X.COM	TW	MANA 1001.C	V _{REF} = 10Vp-p at 400Hz	WW.	-100	$CO_{M',j}$		
Reference Feedthrough	I.T.V	Input code = all 0s	VREF = 10Vp-p at 4kHz	WWW	-82	I.COM	dB	
Total Harmonic Distortion Plus Noise	THD + N	V _{REF} = 2.0V _p -p at 50kHz	MM	0.012	V.Co.	%		
DIGITAL INPUTS (SDI, SC	K, CS, LDA	<u>C</u>)	M.C.M.TW	M	-TXX 10	10 x	TIME	
Input High Voltage	VIH	W WWW.	2.4		OOY.C	V		
Input Low Voltage	VIL		W. TOWN COM.			0.8	V	
Input Leakage Current	Mo	V _{IN} = 0V or V _{DD}	TONY COMPANY		TAN W	1.0	μΑ	
Input Capacitance (Note 2)	I.Co.	1110 01 01 100	100 Y. O. O. T.Y.	4	QU YY	10	pF	
DIGITAL OUTPUT (SDO)	V.CO	TIM MAN	1007.00	N	MAN	100	1.00	
Output Low Voltage	VoL	SDO sinking 5mA	N-To-CONT.	N .	0.18	0.40	V	
Output Leakage Current	00,000	SDO = 0V to V _{DD}	W.100 COM	-31	0,10	±10	μΑ	
DYNAMIC PERFORMANC	F (R) = 5k 0		100 Y. COM!			11. VI	90 2.	
Voltage-Output Slew Rate	T (I'L GIL	-, ot 100p1)	11001.00	TW .	5	1	V/µs	
Output Settling Time	100	To ±1/2LSB of full scale	M. CON. COM	TW	3	NA W.	μs	
Digital Feedthrough	W.100 1	10 ± 7 <u>2</u> 200 01 1011 30010	CO)	TXX	5	TIWY	nV-s	
Digital Crosstalk (Note 3)	100°	VREF = 5V	W. 1001.	M	8		nV-s	
POWER SUPPLIES	1100	MIN THE	MM 1 100 1 1 7	MIN		A VI	W 10	
Positive Supply Range	V _{DD}	W.CON.	MAMA	10.8	N	16.5	V	
Negative Supply Range	VSS	COM. I	WWW.	-4.5		-5.5	V	
	W 1433	T _A = +25°C	M. 100 J.	7.0	8	18	N	
Docitivo Supply Current	IDD	$T_A = +25 \text{ C}$ $T_A = T_{MIN} \text{ to } T_{MAX}$		COM	TY	25	mA	
Positive Supply Current (Note 4)		$TA = TMIN TO TMAX$ $TA = +25^{\circ}C$		T.CO	-6	-16	WW.	
	MAN	$I I \Delta = \pm 25 C$	ISS $\frac{TA - 725 \text{ C}}{TA = T_{\text{MIN}} \text{ to } T_{\text{MAX}}}$			-23		

WWW.100Y.COM.



ELECTRICAL CHARACTERISTICS—MAX536 (continued)

 $(V_{DD}=+15V,\,V_{SS}=-5V,\,REFAB/REFCD=10V,\,AGND=DGND=0V,\,R_L=5k\Omega,\,C_L=100pF,\,T_A=T_{MIN}$ to $T_{MAX},\,unless$ otherwise noted. Typical values are at $T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTIC	CS (Note 5)	1007.00	1/1/1007	V.	LTW		1
Internal Power-On Reset Pulse Width (Note 2)	tpor	W.100Y.COM.TW	MM.100	Y.CO	M.TW	20	μs
SCK Clock Period	tcp	1100Y.	W 10	100	MIL	·	ns
SCK Pulse Width High	tch	M. TONY. CO. T. T.	MM	30	Time		ns
SCK Pulse Width Low	tcL	MM.In. COM.	N WWW.	30	OB	rW	ns
CS Fall to SCK Rise Setup Time	tcss	NAM. TOO T. COMT.	M MMM	20	CO_{Mr}	TW	ns
SCK Rise to CS Rise Hold Time	tcsh	WWW.100Y.COM	LM MM	10	Y.CO	M.T.W	ns
SDI Setup Time	1 _{DS}	11001	The Marie	40	26	WIT	ns
SDI Hold Time	t _{DH}	MAM. CO.	W WITH	0	10 Y.C.	-117	ns
SCK Rise to SDO Valid	tDO1	1kΩ pull-up on SDO	SDO high	MM	78	105	ns
Propagation Delay (Note 6)	. 1	to V _{DD} , C _{LOAD} = 50pF	SDO low	NINN.	50	80	- VV
SCK Fall to SDO Valid	t _{DO2}	1kΩ pull-up on SDO	SDO high	N N	81	110	ns
Propagation Delay (Note 7)	W	to V _{DD} , C _{LOAD} = 50pF	SDO low	M. A.	53	85	TW
CS Fall to SDO Enable (Note 8)	t _{DV}	WWW.100Y.	COMITY	MM	27	45	ns
CS Rise to SDO Disable (Note 9)	tTR	M MMW.1003		W.	40	60	ns
SCK Rise to CS Fall Delay	tcs0	Continuous SCK, SCK edge i	gnored	20	IMM.	oov.	ns
CS Rise to SCK Rise Hold Time	t _{CS1}	SCK edge ignored	DOY.COM.ITW	20	WWW	100X	ns
LDAC Pulse Width Low	tLDAC	WWW.	COM	30	WW	W.,	ns
CS Pulse Width High	tcsw	VI.I.	ing, COM.	40	-111	M.Ja.	ns

- Note 1: TUE is specified with no resistive load.
- Note 2: Guaranteed by design.
- Note 3: Crosstalk is defined as the glitch energy at any DAC output in response to a full-scale step change on any other DAC.
- Note 4: Digital inputs at 2.4V; with digital inputs at CMOS levels, IDD decreases slightly.
- **Note 5:** All input signals are specified with $t_R = t_F \le 5$ ns. Logic input swing is 0V to 5V.
- Note 6: Serial data clocked out of SDO on SCK's falling edge. (SDO is an open-drain output for the MAX536. The MAX537's SDO pin has an internal active pull-up.)
- Note 7: Serial data clocked out of SDO on SCK's rising edge.
- Note 8: SDO changes from High-Z state to 90% of final value.
- Note 9: SDO rises 10% toward High-Z state.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

N.100Y.COM.TW Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

W.100Y.COM **ELECTRICAL CHARACTERISTICS—MAX537**

 $(V_{DD} = +5V, V_{SS} = -5V, REFAB/REFCD = 2.5V, AGND = DGND = 0V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL		DITIONS	MIN	TYP	MAX	ι
STATIC PERFORMANCE-		SECTION	W 1. 100 x	12	L'IL Y		Bit
Resolution	N	TO THE WAY TOO			0.15	0.50	
Integral Nonlinearity	INL	MAX537A	W WWW.	N.CU	±0.15	±0.50	
Diff. II IV II II	DNII	MAX537B	WW.I	C C	DM.	±1	
Differential Nonlinearity	DNL	Guaranteed monotonic		00 7.	OM.'I	±1	
	V	TA = +25°C	MAX537A MAX537B	1001.	-01	±3.0	-
		MAN . TO COM	MAX537B	100¥	Co_{n_s}	±6.0 ±6.0	
	ī	CON CON	MAX537AC MAX537BC	1.100	$-co^{N}$	±9.0	-
Offset Error		W. 1001.	MAX537AE	N.100	-1 CO	±9.0 ±7.0	
	N	$T_A = T_{MIN}$ to T_{MAX}	MAX537AE MAX537BE	10		±11.0	
	CV	WWW.	MAX537BL MAX537AM	. 11	MY.C.	±11.0	N
	- 1	WW.In	MAX537AM MAX537BM	WW.L	OV.C	±15.0	N
1007.00	T	R _I = ∞	IVIAASS/BIVI	TANIN.	-0.3	±13.0	
Gain Error	WT	$R_L = 5k\Omega$.Com.TN	111	-0.8	±3.0	T
V _{DD} Power-Supply Rejection Ratio	PSRR	$T_A = +25^{\circ}C, 4.5V \le V_{DD}$:	≤ 5.5V	WWW	±0.01	±0.5	Λį
V _{SS} Power-Supply Rejection Ratio	PSRR	T _A = +25°C, -5.5V ≤ V _{SS} ≤ -4.5V		WV	±0.02	±0.7	L
MATCHING PERFORMAN	ICE (TA = +	25°C)	ON COMPANY	W	MA	OUN.C.	01/
Gain Error	COM		TON		±0.1	±1.25	10
05 15 100	· · · · ·	MAX537A	37A		±0.3	±3.0	<u>~</u> (
Offset Error	V.Com	MAX537B	1100Y.CV		±0.3	±6.0	
Integral Nonlinearity	INL	WWW.IV.COM.			±0.35	±1.0	1.
REFERENCE INPUT	- CO	M. I	M. Ing COM.	J	VIX	William	V
Reference Input Range	REF	Willy M.	11/100 Y. COM. 1	0.0	,	V _{DD} - 2.2	7
Reference Input Resistance	RREF	Code dependent, minimu	um at code 555 hex	5	M	- T	OV
MULTIPLYING-MODE PEI	RFORMANO	E	MAN. COM.	rW	V	MAIN	40
Reference 3dB Bandwidth	1.100	VREF = 2Vp-p	TAM JOS COM	-XX	700	WWW.	1
Reference Feedthrough	W.1001	Input code = all 0s	V _{REF} = 10V _{p-p} at 400Hz	ITW	-100	WWW	1.1
	MM.Inc	V CONT.	V _{REF} = 10Vp-p at 4kHz		-82		MA.
Total Harmonic Distortion Plus Noise	THD + N	V _{REF} = 850mVp-p at 100l	kHz WWW.	M.T	0.024	WY	V
DIGITAL INPUTS (SDI, SC	K, CS, LDA	C) CON	MAN NO YOU YOU	OF T	rW.	W	W
Input High Voltage	Vih	Too T COM.	WW.IV	2.4	- N	<	ď
Input Low Voltage	VIL	1001. OM.TV	M. 100 r	COM	. 1	0.8	
Input Leakage Current	MIN	VIN = 0V or VDD	WW 100		ATW	1.0	W
Input Capacitance (Note 2)		N. T. CONT	NWW.			10	1

WWW.100Y.COM.



ELECTRICAL CHARACTERISTICS—MAX537 (continued)

 $(V_{DD} = +5V, V_{SS} = -5V, REFAB/REFCD = 2.5V, AGND = DGND = 0V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	SYMBOL	1007. CO	NDITIONS	MIN	TYP	MAX	UNITS	
DIGITAL OUTPUT (SDO)	MMM	TOOY.CO. TY	MM 10	OX.CO	TW			
Output High Voltage	Voн	SDO sourcing 2mA	N WWW.	V _{DD} - 0.5	V _{DD} – 0	.25	V	
Output Low Voltage	VoL	SDO sinking 2mA	WW.	1 CO	0.13	0.40	V	
DYNAMIC PERFORMANC	E (R _L = 5k s	2, C _L = 100pF)	LA MA	1001.	MIL	4	•	
Voltage-Output Slew Rate	W	Mar. Com	TH WAY	100 Y.C.	5	W	V/µs	
Output Settling Time		To ±1/2LSB of full scale	e	N. C	5	TW	μs	
Digital Feedthrough		W.100 - CO!	M. I	11.100	(5)		nV-s	
Digital Crosstalk (Note 3)	1	11007.	MIN	71700 J.	5	Lin	nV-s	
POWER SUPPLIES	V	MMM. TOTTICE	W	11003		WILL	•	
Positive Supply Range	VDD	TWW.IO	OM. AN	4.5	V.CO	5.5	V	
Negative Supply Range	V _{SS}	W.100	COMPLET	-4.5	** C.C	-5.5	V	
Positive Supply Current	Inn	$T_A = +25^{\circ}C$	OM.TW	N 10	5.5	12	mA	
(Note 4)	lDD	TA = TMIN to TMAX	AL MARIA	001.	16	IIIA		
Negative Supply Current	loo	T _A = +25°C		WWW.	-4.7	-10	mA	
(Note 4)	Iss	TA = TMIN to TMAX	COM	WW	Too	-14	IIIA	
TIMING CHARACTERISTI	CS (Note 5)	7110	OY. OM.TW	M 4.	N 100		1.7.	
Internal Power-On Reset Pulse Width (Note 2)	tpor	WWW.	LOOY.COM.TW	WW	W.100	50	μs	
SCK Clock Period	tcp	A A A	1001. OM.TW	100	-11V.10	10 7.	ns	
COK Dules Wishe Liter	$\mathbb{C}_{O_{2n}}$	MAX537_C/E		35	N * 1	100 X.C		
SCK Pulse Width High	tCH	MAX537_M	N. TO. COM.	40	MAN.	· voor!	ns	
CCK Dulas Width Law	aoM.	MAX537_C/E		35	TININ	Jan	CO_{N_I}	
SCK Pulse Width Low	tcL	MAX537_M	100 Y. COM.T	40	VV - 13	N.100 x	ns	
CS Fall to SCK Rise	V.CO»	MAX537_C/E		40	MA	100		
Setup Time	tcss	MAX537_M	50	WW	Mos	ns		
SCK Rise to CS Rise Hold Time	tcsh	MITW	MMM.100X.COM	0	W	MM.10	ns	
	3100 × 1 C	MAX537_C/E	MAN CON	40	24	MAL	OOY.	
SDI Setup Time	tDS	MAX537_M		50		WWIT	ns	
SDI Hold Time	t _{DH}	MITH	W 1001.	0		111	ns	
SCK Rise to SDO Valid	44.	C FOF	MAX537_C/E	WILL	116	200	x1 100	
Propagation Delay (Note 6)	t _{DO1}	C _{LOAD} = 50pF	MAX537_M	ON. TW		230	ns	
SCK Fall to SDO Valid	11.10°	0.00505	MAX537_C/E	COMP	123	210	W.Jan	
Propagation Delay (Note 7)	tDO2	$C_{LOAD} = 50pF$ $MAX537_M$		M.T	250		ns	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

ELECTRICAL CHARACTERISTICS—MAX537 (continued)

 $(V_{DD} = +5V, V_{SS} = -5V, REFAB/REFCD = 2.5V, AGND = DGND = 0V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS	
CS Fall to SDO Enable	1	CLOAD FODE	MAX537_C/E	- 10	75	140	nc	
C3 Fall to 3DO Ellable	tDV	CLOAD = 50pF	MAX537_M	A COA	W	170	ns	
CS Rise to SDO Disable	t-n <1	Cuara FODE	MAX537_C/E	- CO	70	130	nc	
(Note 10)	t _{TR}	C _{LOAD} = 50pF	MAX537_M	01.	M.T.V	165	ns	
SCK Rise to CS Fall Delay	tone	Continuous SCK,	MAX537_C/E	35	T	N.	ne	
SCK RISE to CS Fall Delay	tcso	SCK edge ignored	MAX537_M	40	Ohr.	-31	ns	
CS Rise to SCK Rise	toos	SCK edge ignored	MAX537_C/E	35	MOD	L	nc	
Hold Time	t _{CS1}	SCR edge ignored	MAX537_M	40		TW	ns	
IDAC Dulas Width High	t	MAX537_C/E	WW WW	50	COL	Wr.	nc	
LDAC Pulse Width High	tLDAC	MAX537_M		70	-1 CO	Mr.	ns	
CS Pulse Width High	toou	MAX537_C/E	1.IM W.	100	17.	Mila	ns	
CS Puise width High	tcsw	MAX537_M	W Wr.	125	OY.C	TI	1115	

Note 2: Guaranteed by design.

Note 3: Crosstalk is defined as the glitch energy at any DAC output in response to a full-scale step change on any other DAC

Note 4: Digital inputs at 2.4V; with digital inputs at CMOS levels, IDD decreases slightly.

WWW.100Y.COM

Note 5: All input signals are specified with $t_R = t_F \le 5$ ns. Logic input swing is 0V to 5V.

Note 6: Serial data clocked out of SDO on SCK's falling edge. (SDO is an open-drain output for the MAX536. The MAX537's SDO pin has an internal active pull-up.)


Note 7: Serial data clocked out of SDO on SCK's rising edge.

Note 10: When disabled, SDO is internally pulled high.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100X.COM.






料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

MAX536



 V_{DD} = +15V, V_{SS} = -5V, REFAB = 5V, C_L = 100pF, R_I = 10k Ω


MAX536 POSITIVE FULL-SCALE SETTLING TIME (ALL BITS OFF TO ALL BITS ON)



 V_{DD} = +15V, V_{SS} = -5V, REFAB = 10V, C_L = 100pF, R_L = 10k Ω


WWW.100Y.C

MAX536 NEGATIVE FULL-SCALE SETTLING TIME (ALL BITS ON TO ALL BITS OFF)



 $V_{DD} = +15V$, $V_{SS} = -5V$, REFAB = 10V, $C_L = 100$ pF, $R_L = 10$ k Ω

MAX536 DIGITAL FEEDTHROUGH




V_{DD} = +15V, V_{SS} = -5V, REFAB = 10V, $\overline{\text{CS}}$ = HIGH, DIN TOGGLING AT $\frac{1}{2}$ THE CLOCK DATE OUTA = 5V

WW.100X.COM.

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

Typical Operating Characteristics (continued)




Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


MAX537

MAX537 Dynamic response (all bits on, off, on)




 V_{DD} = +5V, V_{SS} = -5V, REFAB = 2.5V, C_L = 100pF, R_L = 10k Ω

MAX537 NEGATIVE FULL-SCALE SETTLING TIME (ALL BITS ON TO ALL BITS OFF)




 V_{DD} = +5V, V_{SS} = -5V, REFAB = 2.5V, C_L = 100pF, R_L = 10k Ω

MAX537 POSITIVE FULL-SCALE SETTLING TIME (ALL BITS OFF TO ALL BITS ON)



 V_{DD} = +5V, V_{SS} = -5V, REFAB = 2.5V, C_L = 100pF, R_L = 10k Ω

MAX537 DIGITAL FEEDTHROUGH



 $\rm V_{DD}$ = +5V, $\rm V_{SS}$ = -5V, REFAB = 2.5V, $\overline{\rm CS}$ = HIGH, DIN TOGGLING AT $^{1}\!/_{2}$ THE CLOCK RATE, OUTA = 1.25V

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

Pin Description

PIN	NAME	FUNCTION
C1	OUTB	DAC B Output Voltage
2	OUTA	DAC A Output Voltage
3 0	Vss	Negative Power Supply
4	AGND	Analog Ground
5	REFAB	Reference Voltage Input for DAC A and DAC B
6	DGND	Digital Ground
.170Y.	LDAC	Load DAC Input (active low). Driving this asynchronous input low transfers the contents of all input registers to their respective DAC registers.
8	SDI	Serial Data Input. Data is shifted into an internal 16-bit shift register on SCK's rising edge.
9,100	CS	Chip-Select Input (active low). A low level on $\overline{\text{CS}}$ enables the input shift register and SDO. On $\overline{\text{CS}}$'s rising edge, data is latched into the appropriate register(s).
10	SCK	Shift Register Clock Input
11	SDO	Serial Data Output. SDO is the output of the internal shift register. SDO is enabled when $\overline{\text{CS}}$ is low. For the MAX536, SDO is an open-drain output. For the MAX537, SDO has an active pull-up to V _{DD} .
12	REFCD	Reference Voltage Input for DAC C and DAC D
13	TP	Test Pin. Connect to V _{DD} for proper operation.
14	V _{DD}	Positive Power Supply
15	OUTD	DAC D Output Voltage
16	OUTC	DAC C Output Voltage

Detailed Description

The MAX536/MAX537 contain four 12-bit voltage-output DACs that are easily addressed using a simple 3-wire serial interface. They include a 16-bit data-in/data-out shift register, and each DAC has a double-buffered input composed of an input register and a DAC register (see the *Functional Diagram* on the front page).

The DACs are "inverted" R-2R ladder networks that convert 12-bit digital inputs into equivalent analog output voltages in proportion to the applied reference-voltage inputs. DAC A and DAC B share the REFAB reference input, while DAC C and DAC D share the REFCD reference input. The two reference inputs allow different full-scale output voltage ranges for each pair of DACs. Figure 1 shows a simplified circuit diagram of one of the four DACs.

Reference Inputs

The two reference inputs accept positive DC and AC signals. The voltage at each reference input sets the full-scale output voltage for its two corresponding DACs. The REFAB/REFCD voltage range is 0V to (VDD - 4V) for the MAX536 and 0V to (VDD - 2.2V) for the MAX537. The output voltages VOUT_ are represented by




Figure 1. Simplified DAC Circuit Diagram

a digitally programmable voltage source as:

where NB is the numeric value of the DAC's binary input code (0 to 4095) and V_{REF} is the reference voltage.

/U/IXI/U

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

The input impedance at each reference input is code dependent, ranging from a low value of typically $6k\Omega$ (with an input code of 0101 0101 0101) to a high value of $60k\Omega$ (with an input code of 0000 0000 0000). Since the input impedance at the reference pins is code dependent, load regulation of the reference source is important.

The REFAB and REFCD reference inputs have a $5k\Omega$ guaranteed minimum input impedance. When the two reference inputs are driven from the same source, the effective minimum impedance becomes $2.5k\Omega$. A voltage reference with a load regulation of 0.001%/mA, such as the MAX674, would typically deviate by 0.164LSB (0.328LSB worst case) when simultaneously driving both MAX536 reference inputs at 10V.

An op amp, such as the MAX400 or OP07, can be used to buffer the reference to increase reference accuracy. The op amp's closed-loop output impedance should be kept below 0.05Ω to ensure an error of less than 0.08LSB. Reference accuracy is also improved by driving the REFAB and REFCD pins separately, or by using a reference with excellent accuracy and superior load regulation, such as the MAX676/MAX677/MAX678.

The reference input capacitance is also code dependent and typically ranges from 125pF to 300pF.

TRP 1k SCK SDI MAX536 MAX537 SDO* MICROWIRE PORT I/O I/O I/O

*THE SDO-SI CONNECTION IS NOT REQUIRED FOR WRITING TO THE MAX536, BUT MAY BE USED FOR READBACK PURPOSES.

Figure 2. Connections for Microwire

Output Buffer Amplifiers

All MAX536/MAX537 voltage outputs are internally buffered by precision unity-gain followers with a typical slew rate of 5V/ μ s for the MAX536 and 3V/ μ s for the MAX537.


With a full-scale transition at the MAX536 output (0V to 10V or 10V to 0V), the typical settling time to $\pm 1/2$ LSB is 3 μ s when loaded with 5k Ω in parallel with 100pF (loads less than 5k Ω degrade performance).

With a full-scale transition at the MAX537 output (0V to 2.5V or 2.5V to 0V), the typical settling time to $\pm 1/2$ LSB is 5μ s when loaded with $5k\Omega$ in parallel with 100pF (loads less than $5k\Omega$ degrade performance).

Output dynamic responses and settling performances of the MAX536/MAX537 output amplifier are shown in the *Typical Operating Characteristics*.

Serial-Interface Configurations

The MAX536/MAX537's 3-wire or 4-wire serial interface is compatible with both Microwire (Figure 2) and SPI/QSPI (Figure 3). In Figures 2 and 3, LDAC can be tied either high or low for a 3-wire interface, or used as the fourth input with a 4-wire interface. The connection between SDO and the serial-interface port is not necessary, but may be used for data echo. (Data held in the shift register



- *THE SDO-MISO CONNECTION IS NOT REQUIRED FOR WRITING TO THE MAX536, BUT MAY BE USED FOR READBACK PURPOSES.
- **THE LDAC CONNECTION IS NOT REQUIRED WHEN USING THE 3-WIRE INTERFACE.
- \dagger THE MAX537 HAS AN INTERNAL ACTIVE PULL-UP TO V_{DD}, SO R_P IS NOT NECESSARY.

Figure 3. Connections for SPI/QSPI



^{**}THE LDAC CONNECTION IS NOT REQUIRED WHEN USING THE 3-WIRE INTERFACE.

 $[\]dagger$ The Max537 has an internal active pull-up to v_{DD} so R_{P} is not necessary.

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface




Figure 4. 3-Wire Serial-Interface Timing Diagram ($\overline{LDAC} = GND$ or V_{DD})




Figure 5. 4-Wire Serial-Interface Timing Diagram for Asynchronous DAC Updating Using LDAC




Figure 6. Detailed Serial-Interface Timing Diagram

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

of the MAX536/MAX537 can be shifted out of SDO and returned to the microprocessor for data verification; data in the MAX536/MAX537 input/DAC registers cannot be

With a 3-wire interface (CS, SCK, SDI) and LDAC tied high, the DACs are double-buffered. In this mode, depending on the command issued through the serial interface, the input register(s) may be loaded without affecting the DAC register(s), the DAC register(s) can be loaded directly, or all four DAC registers may be simultaneously updated from the input registers. With a 3wire interface (CS, SCK, SDI) and LDAC tied low (Figure 4), the DAC registers remain transparent. Any time an input register is updated, the change appears at the DAC output with the rising edge of CS.

The 4-wire interface (CS, SCK, SDI, LDAC) is similar to the 3-wire interface with LDAC tied high, except LDAC is a hardware input that simultaneously and asynchronously loads all DAC registers from their respective input registers when driven low (Figure 5).

Serial-Interface Description

The MAX536/MAX537 require 16 bits of serial data. Data is sent MSB first and can be sent in two 8-bit packets or one 16-bit word (CS must remain low until 16 bits are transferred). The serial data is composed of two DAC address bits (A1, A0), two control bits (C1, C0), and the 12 data bits D11...D0 (Figure 7). The 4-bit address/control code determines the following: 1) the register(s) to be updated and/or the status of the input and DAC registers (i.e., whether they are in transparent or latch mode), and 2) the edge on which data is clocked out of SDO.




Figure 7. Serial-Data Format (MSB Sent First)

Figure 6 shows the serial-interface timing requirements. The chip-select pin (CS) must be low to enable the DAC's serial interface. When $\overline{\text{CS}}$ is high, the interface control circuitry is disabled and the serial data output pin (SDO) is driven high (MAX537) or is a high-impedance open drain (MAX536). CS must go low at least t_{CSS} before the rising serial clock (SCK) edge to properly clock in the first bit. When \overline{CS} is low, data is clocked into the internal shift register via the serial data input pin (SDI) on SCK's rising edge. The maximum guaranteed clock frequency is 10MHz. Data is latched into the appropriate MAX536/MAX537 input/DAC registers on CS's rising

Interface timing is optimized when serial data is clocked out of the microcontroller/microprocessor on one clock edge and clocked into the MAX536/MAX537 on the other edge. Table 1 lists the serial-interface programming commands. For certain commands, the 12 data bits are "don't cares".

The programming command Load-All-DACs-From-Shift-Register allows all input and DAC registers to be simultaneously loaded with the same digital code from the input shift register. The NOP (no operation) command allows the register contents to be unaffected and is useful when the MAX536/MAX537 are configured in a daisy-chain (see the Daisy-Chaining Devices section). The command to change the clock edge on which serial data is shifted out of the MAX536/MAX537 SDO pin also loads data from all input registers to their respective DAC registers.

Serial-Data Output

The serial-data output, SDO, is the internal shift register's output. The MAX536/MAX537 can be programmed so that data is clocked out of SDO on SCK's rising (Mode 1) or falling (Mode 0) edge. In Mode 0, output data at SDO lags input data at SDI by 16.5 clock cycles, maintaining compatibility with Microwire, SPI/QSPI, and other serial interfaces. In Mode 1, output data lags input data by 16 clock cycles. On power-up, SDO defaults to Mode 1 timing.

For the MAX536, SDO is an open-drain output that should be pulled up to +5V. The data sheet timing specifications for SDO use a $1k\Omega$ pull-up resistor. For the MAX537, SDO is a complementary output and does not require an external pull-up.

Test Pin

The test pin (TP) is used for pre-production analysis of the IC. Connect TP to V_{DD} for proper MAX536/MAX537 operation. Failure to do so affects DAC operation.

Daisy-Chaining Devices

Any number of MAX536/MAX537s can be daisy-chained by connecting the SDO pin of one device (with a pull-up resistor, if appropriate) to the SDI pin of the following device in the chain (Figure 8).

Since the MAX537's SDO pin has an internal active pull-up, the SDO sink/source capability determines the time required to discharge/charge a capacitive load. Refer to the serial WW.100Y.C data out VOH and VOL specifications in the Electrical Characteristics.

W.100Y.COM.T

Y.COM.TV

Table 1. Serial-Interface Programming Commands

-0	MI	16-BI	T SERI	AL WORD	LDAC	W. Thomas Conversal
A1	A0	C1	C0	D11D0	LDAC	FUNCTION
0	0	0	1	12-bit DAC data	11	Load DAC A input register; DAC output unchanged.
0	1	0	1	12-bit DAC data	1 TW	Load DAC B input register; DAC output unchanged.
1	0	0	1	12-bit DAC data	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Load DAC C input register; DAC output unchanged.
1	10	0	1	12-bit DAC data	COM	Load DAC D input register; DAC output unchanged.
100	0	1.	1	12-bit DAC data	COMI	Load input register A; all DAC registers updated.
0	1	1	1	12-bit DAC data	1.1	Load input register B; all DAC registers updated.
1	0	1	11	12-bit DAC data	1	Load input register C; all DAC registers updated.
1	17.	C9 ^N	1	12-bit DAC data	00Y.90	Load input register D; all DAC registers updated.
X	0	0	0	12-bit DAC data	XCO	Load all DACs from shift register.
X	1.11	0	0	XXXXXXXXXXX	X C	No operation (NOP)
0	X	1	0	XXXXXXXXXXX	1.1001	Update all DACs from their respective input registers.
1	W.I	001×		xxxxxxxxxx	X X OX	Mode 1 (default condition at power-up), DOUT clocked out on SCK's rising edge. All DACs updated from their respective input registers.
1	0	-170	0	xxxxxxxxxx	MXX	Mode 0, DOUT clocked out on SCK's falling edge. All DACs updated from their respective input registers.
0	0	X	1.0	12-bit DAC data	0	Load DAC A input register; DAC A is immediately updated.
0	1	X	1	12-bit DAC data	0	Load DAC B input register; DAC B is immediately updated.
1	0	X	1047	12-bit DAC data	0	Load DAC C input register; DAC C is immediately updated.
1	1	X	1(1)	12-bit DAC data	0	Load DAC D input register; DAC D is immediately updated.

[&]quot;X" = Don't Care. $\overline{\text{LDAC}}$ provides true latch control: when $\overline{\text{LDAC}}$ is low, the DAC registers are transparent; when $\overline{\text{LDAC}}$ is high, the DAC registers are latched.

When daisy-chaining MAX536s, the delay from $\overline{\text{CS}}$ low to SCK high (tcss) must be the greater of:

where t_{RC} is the time constant of the external pull-up resistor (R_{p}) and the load capacitance (C) at SDO. For t_{RC} < 20ns, tcss is simply tDV + tDs. Calculate t_{RC} from the following equation:

$$t_{RC} = R_p(C) \left[ln \left(\frac{V_{PULL-UP}}{V_{PULL-UP} - 2.4V} \right) \right]$$

where V_{PULL-UP} is the voltage to which the pull-up resistor is connected.

Additionally, when daisy-chaining devices, the maximum clock frequency is limited to:

$$f_{SCK}(max) = \frac{1}{2(t_{DO} + t_{RC} - 38ns + t_{DS})}$$

For example, with t_{RC} = 23ns (5V ±10% supply with R_p = 1k Ω and C = 30pF), the maximum clock frequency is 8.7MHz

Figure 9 shows an alternate method of connecting several MAX536/MAX537s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy-chain. More I/O lines are required in this configuration because a dedicated chip-select input (CS) is required for each IC.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MIXIM

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface




Figure 8. Daisy-Chaining MAX536/MAX537s with a 3-Wire Serial Interface




Figure 9. Multiple devices sharing a common DIN line may be simultaneously updated by bringing LDAC low. CS1, CS2, CS3... are driven separately, thus controlling which data are written to devices 1, 2, 3...

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

PORT D of the 68HC11 supports SPI. The four registers used for SPI operation are the Serial Peripheral Control Register, the Serial Peripheral Status Register, the Serial Peripheral Data I/O Register, and PORT D's Data Direction Register. These registers have a default starting location of \$1000.

On reset, the PORT D register (memory location \$1008) is cleared and bits 5-0 are configured as general-purpose inputs. Setting bit 6 (SPE) of the Serial Peripheral Control Register (SPCR) configures PORT D for SPI as follows:

BIT	00_{J}	- 01	V.I.		-13	N.100	F- (4
7	6	5	4 3	2	1	0	
NA	ME	- 00	Mr.		- 111	11.10	-7
-	0	SS	SCK MOSI	MISO	TXD	RXD	

Bits 6 and 7 are not used. Writes to these bits are ignored. The PORT D Data Direction Register (DDRD) determines whether the port bits are inputs or outputs. Its configuration is shown below:

BITWITTO						
7 6 5 4 3 2 1 0						
NAME						
DDD5 DDD4 DDD3 DDD2 DDD1 DDD0						

Setting DDD_ = 0 configures the port bit as an input, while setting DDD_ = 1 configures the port bit as an output. Writes to bits 6 and 7 have no effect.

In SPI mode with MSTR = 1, when a PORT D bit is expected to be an input $\overline{(SS)}$, MISO, RXD), the corresponding DDRD bit $\overline{(DDD_{-})}$ is ignored. If the bit is expected to be an output (SCK, MOSI, TXD), the corresponding DDRD bit must be set for the bit to be an output.

Table 2. Serial Peripheral Control-Register Definitions

NAME	TONY.C	OF T	DEFINITION				
SPIE	Serial Peripheral Interrupt Enable. Clearing SPIE disables the SPI hardware-interrupt request; the SPSR is polled to determine when an SPI data transfer is complete. Setting SPIE requests a hardware interrupt when the Serial Peripheral Status Register's SPIF bit or MODF bit is set.						
SPE	Setting SPE (Serial Peripheral System Enable) configures PORT D for SPI. Clearing SPE configures the port as a general purpose I/O port.						
DWOM	When DWOM is set, the six PORT D outputs are open drain. When DWOM is cleared, the outputs are complementary.						
MSTR	Master/Slave select option						
CPOL	Determines clock polarity. When set, the serial clock idles high while data is not being transferred; when cleared, the clock idles low.						
CPHA	Determines the clock phase.						
	SPI Clock-Rate Select						
	SPR1	SPR0	CONTACTOR OF THE PROPERTY OF T				
CDD1/0	0	0	μP clock divided by 2				
SPR1/0	0	1	μP clock divided by 4				
	1	0 .1	μP clock divided by 16				
	1	1 1	μP clock divided by 32				

Table 3. Serial Peripheral Status-Register Definitions

NAME	DEFINITION
SPIF	SPIF is set when an SPI data transfer is complete. It is cleared by reading the SPSR and then accessing the SPDR.
WCOL	The Write Collision flag is set when a write to the SPDR occurs while a data transfer is in progress. It is cleared by reading the SPSR and then accessing the SPDR.
MODF	The Mode Fault flag detects master/slave conflicts in a multimaster environment. It is set when the "master" controller has its \$\overline{SS}\$ line (PORT D) pulled low, and cleared by reading the SPSR followed by a write to the SPCR.

^{*}M68HC11 is a Motorola microcontroller. General information about the device was obtained from M68HC11 technical manuals.



Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

Table 4. M68HC11 Programming Code

```
68HC11 Programming Code for interfacing to the MAX536/MAX537 DACs.
  Data for the MAX536/MAX537 is stored in memory locations $0100 and $0101.
  Release Date February 24, 1994
  Revision 0
  Technical support provided by Motorola
 Additional assistance provided by Diane Scott
       68HC11 Code
                                     Instruction
                           ; Memory location for beginning of program
STRT
        EQU
              $0000
REGBLK
       FQU
              $1000
                            ; Starting address for 68HC11 register block
   The following registers will be addressed relative to the start of the
   register block (REGBLK) using indexed addressing mode.
   The effective address = contents of Index Register X + offset.
                           ; PORT D memory location
PORTD
        EQU
DDRD
        EQU
              $09
                             PORT D Data Direction Register memory location
                            ; SPCR memory location
SPCR
        EQU
              $28
SPSR
        EQU
              $29
                             SPSR memory location
                            ; SPDR memory location
SPDR
        EQU
         Start of main program
        ORG
              STRT
MAIN
        LDAA #$74
                             an arbitrary MAX536/MAX537 DAC code (load input
        STAA $0100
                             register B with 1/4 of full-scale value; all DAC
        LDAA #$00
                             registers updated) is loaded into data memory
        STAA $0101
                             locations $0100 and $0101.
              #REGBLK
        LDX
                             load Index Register X with starting address of register block
        LDAA
              #$38
                             SPI outputs (SCK, MOSI, and /SS configured as an output)
                             configured by setting the Data Direction Register bits
                             load data into the Data Direction Register
        STAA DDRD,X
              #$2F
                             set /SS and MOSI high; set SCK low
        LDAA
              PORTD, X
                             load data into PORTD to set-up SPI control lines
        STAA
              #$51
                             set data for SPCR
        LDAA
              SPCR.X
                             load data into the SPCR
        STAA
              PORTD, X $20
        BCLR
                             bring /CS low
        LDAA
              $0100
                             load high byte of digital data into Accumulator(A)
              SPDR,X
                             load high byte of MAX536/MAX537 data into SPDR
        STAA
WAIT1
        LDAA
              SPSR, X
                             beginning of loop to poll the SPSR
        BITA
              #$80
                             mask all bits except SPIF (transfer complete) flag
        RFQ
              WAIT1
                             branch if SPIF is not set to beginning of loop
        LDAA
              $0101
                             load low byte of digital data into Accumulator(A)
                             load low byte of MAX536/MAX537 data into SPDR
        STAA
              SPDR,X
              SPSR, X
WAIT2
        LDAA
                             beginning of loop to poll the SPSR
        BITA
              #$80
                             mask all bits except SPIF (transfer complete) flag
        BEQ
              WAIT2
                             branch if SPIF is not set to beginning of loop
                             read the SPDR to clear the SPIF bit in the SPSR
        LDAA
              SPDR.X
              PORTD,X $20
                             bring /CS high to latch data into the MAX536/MAX537
  The MAX536/MAX537 is now configured to have V_{OUTB} = V_{REF} (1024/4096)
```

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

SS is an input intended for use in a multimaster environment. However, SS or unused PORT D bit RXD, TXD, or possibly MISO (if DAC readback is not used) should be configured as a general-purpose output and used as CS by setting the appropriate Data Direction Register bit.

The SPCR configuration (memory location \$1028) is shown below:

BIT 7 6 5 4 3 2 1 0 NAME SPIE SPE DWOM MSTR CPOL CPHA SPR1 SPR0 SETTING AFTER RESET							$\leq $		
NAME SPIE SPE DWOM MSTR CPOL CPHA SPR1 SPR0	BIT								
SPIE SPE DWOM MSTR CPOL CPHA SPR1 SPR0	7	6	5	4	3	2	1	0	
-100x	NA	ME	~11.7	M		MA		100 x.	
SETTING AFTER RESET	SPI	E SPE	DWOM	MSTR	CPOL	CPHA	SPR1	SPR0	
	SE	TTING	AFTER	RESE	T		TAN W	To	<7 C
0 0 0 0 0 1 U* U*	0	0	0	0	0	1	U*	U*	
	3L	11110		1			O**	1**	
SETTING FOR TYPICAL SPI COMMUNICATION	0	~ 0		21	U	U	0	111	

^{*}U = Unknown

Always configure the 68HC11 as the "master" controller and the MAX536/MAX537 as the "slave" device.

When MSTR = 1 in the SPCR, a write to the Serial Peripheral Data I/O Register (SPDR), located at memory location \$102A, initiates the transmission/reception of data. The data transfer is monitored and the appropriate flags are set in the Serial Peripheral Status Register (SPSR).

The SPSR configuration is shown below:

BIT	BIT 7 6 5 4 3 2 1						
7							
NAM	NAME						
SPIF	- 1						
RESI	RESET CONDITIONS						
0	0 0	0 0	0 0	0			

An example of 68HC11 programming code for a two-byte SPI transfer to the MAX536/MAX537 is given in Table 4. SS is used for CS, the high byte of MAX536/MAX537 digital data is stored in memory location \$0100, and the low byte is stored in memory location \$0101.

Interfacing to Other Controllers

When using Microwire, refer to the section on *Interfacing to the M68HC11* for guidance, since Microwire can be considered similar to SPI when CPOL = 0 and CPHA = 0. When interfacing to Intel's 80C51/80C31 microcontroller family, use bit-pushing to configure a desired port as the MAX536/MAX537 interface port. Bit-pushing involves arbitrarily assigning I/O port bits as interface control lines, and then writing to the port each time a signal transition is required.

Unipolar Output

For a unipolar output, the output voltages and the reference inputs are the same polarity. Figure 10 shows the MAX536/MAX537 unipolar output circuit, which is also the typical operating circuit. Table 5 lists the unipolar output codes.

Bipolar Output

The MAX536/MAX537 outputs can be configured for bipolar operation using Figure 11's circuit. One op amp and two resistors are required per DAC. With R1 = R2:

$$VOUT = VREF [(2NB / 4096) - 1]$$

where N_B is the numeric value of the DAC's binary input code. Table 6 shows digital codes and corresponding output voltages for Figure 11's circuit.

Table 5. Unipolar Code Table

	DAC MSB	CONTEN	TS LSB	ANALOG OUTPUT
0	1111	1111	1111	+V _{REF} ($\frac{4095}{4096}$)
	1000	0000	0001	+V _{REF} ($\frac{2049}{4096}$)
Y.	1000	0000	0000	$+V_{REF}(\frac{2048}{4096}) = \frac{+V_{REF}}{2}$
0	0111	1111	1111	+VREF ($\frac{2047}{4096}$)
1	0000	0000	0001	$+V_{REF} \left(\frac{1}{4096} \right)$
Į.	0000	0000	0000	OV COM

Table 6. Bipolar Code Table

DAC MSB	CONTEN	ITS LSB	ANALOG OUTPUT
1111	1111	1111	+V _{REF} ($\frac{2047}{2048}$)
1000	0000	0001	$+V_{REF} \left(\frac{1}{2048} \right)$
1000	0000	0000	OV
0111	1111	1111	$-V_{REF} \left(\frac{1}{2048} \right)$
0000	0000	0001	-V _{REF} ($\frac{2047}{2048}$)
0000	0000	0000	$-V_{REF} \left(\frac{2048}{2048} \right) = -V_{REF}$

NOTE: 1LSB = $(V_{REF})(\frac{1}{4096})$

MIXIM

^{**}Depends on µP clock frequency.

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface




Figure 10. Unipolar Output Circuit




Figure 12. AC Reference Input Circuit




Figure 11. Bipolar Output Circuit




Figure 13. AGND Bias Circuit






Figure 14. When V_{SS} and V_{DD} cannot be sequenced, tie a Schottky diode between V_{SS} and AGND.

Using an AC Reference

In applications where the reference has AC signal components, the MAX536/MAX537 have multiplying capability within the reference input range specifications. Figure 12 shows a technique for applying a sine-wave signal to the reference input where the AC signal is offset before being applied to REFAB/REFCD. The reference voltage must never be more negative than DGND.

The MAX536's total harmonic distortion plus noise (THD + N) is typically less than 0.012%, given a 5Vp-p signal swing and input frequencies up to 35kHz, or given a 2Vp-p swing and input frequencies up to 50kHz. The typical -3dB frequency is 700kHz as shown in the *Typical Operating Characteristics* graphs.

For the MAX537, with an input signal amplitude of 0.85mVp-p, THD + N is typically less than 0.024% with a 5k Ω load in parallel with 100pF and input frequencies up to 100kHz, or with a 2k Ω load in parallel with 100pF and input frequencies up to 95kHz.

Offsetting AGND

AGND can be biased from DGND to the reference voltage to provide an arbitrary nonzero output voltage for a zero input code (Figure 13). The output voltage VOUTA is:

where V_{BIAS} is the positive offset voltage (with respect to DGND) applied to AGND, and N_B is the numeric value of the DAC's binary input code. Since AGND is common to all four DACs, all outputs will be offset by V_{BIAS} in the same manner. As the voltage at AGND increases, the DAC's resolution decreases because its full-scale voltage swing is effectively reduced. AGND should not be biased more negative than DGND.

Power-Supply Considerations

On power-up, Vss should come up first, VDD next, then REFAB or REFCD. If supply sequencing is not possible, tie an external Schottky diode between Vss and AGND as shown in Figure 14. On power-up, all input and DAC registers are cleared (set to zero code) and SDO is in Mode 0 (serial data is shifted out of SDO on the clock's rising edge).

For rated MAX536 performance, V_{DD} should be 4V higher than REFAB/REFCD and should be between 10.8V and 16.5V. When using the MAX537, V_{DD} should be at least 2.2V higher than REFAB/REFCD and should be between 4.75V and 5.5V. Bypass both V_{DD} and V_{SS} with a 4.7 μ F capacitor in parallel with a 0.1 μ F capacitor to AGND. Use short lead lengths and place the bypass capacitors as close to the supply pins as possible.

Grounding and Layout Considerations

Digital or AC transient signals between AGND and DGND can create noise at the analog outputs. Tie AGND and DGND together at the DAC, then tie this point to the highest quality ground available.

Good printed circuit board ground layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Reduce crosstalk by keeping analog lines away from digital lines. Wire-wrapped boards are not recommended.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX537ACPE	0°C to +70°C	16 Plastic DIP	±1/2
MAX537BCPE	0°C to +70°C	16 Plastic DIP	±1
MAX537ACWE	0°C to +70°C	16 Wide SO	±1/2
MAX537BCWE	0°C to +70°C	16 Wide SO	±1
MAX537BC/D	0°C to +70°C	Dice*	±1
MAX537AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX537BEPE	-40°C to +85°C	16 Plastic DIP	7 ±1
MAX537AEWE	-40°C to +85°C	16 Wide SO	± 1/2
MAX537BEWE	-40°C to +85°C	16 Wide SO	±1
MAX537AMDE	-55°C to +125°C	16 Ceramic SB**	±1/2
MAX537BMDE	-55°C to +125°C	16 Ceramic SB**	±1


^{*} Contact factory for dice specifications.

WWW.100Y

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100v.com.tw

W.100Y.COM.TV

WWW.100Y.COM




TRANSISTOR COUNT: 5034 SUBSTRATE CONNECTED TO VDD


WW.100Y.COM.TW

^{**} Contact factory for availability and processing to MIL-STD-883.

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface

Package Information





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

24 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600