19-1206; Rev 0; 3/97

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

特力材料 886-3-5753170

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

General Description

The MAX548A/MAX549A/MAX550A serial, 8-bit voltageoutput digital-to-analog converters (DACs) operate from a single +2.5V to +5.5V supply. Their ±1LSB TUE specification is guaranteed over temperature. Operating current (supply current plus reference current) is typically 75µA per DAC with V_{DD} = 2.5V. In shutdown, the DAC is disconnected from the reference, reducing current drain to less than 1µA. The MAX548A/MAX549A allow each DAC to be shut down independently.

The 10MHz, 3-wire serial interface is compatible with SPI™/QSPI™ and Microwire™ interface standards. Double-buffered inputs provide flexibility when updating the DACs; the input and DAC registers can be updated individually or simultaneously.

The MAX548A is a dual DAC with an asynchronous load input; it uses V_{DD} as the reference input. The MAX549A is a dual DAC with an external reference input. The MAX550A is a single DAC with an external reference input and an asynchronous load input.

The MAX548A/MAX549A/MAX550A's low power consumption and small μ MAX and DIP packages make these devices ideal for portable and battery-powered applications.

Applications

Battery-Powered Systems VCXO Control Comparator-Level Settings GaAs Amp Bias Control Digital Gain and Offset Contro

FEATURE	MAX548A	MAX549A	MAX550A
Number of DACs	2	2	x.C1
DAC Reference	V _{DD}	External	External
Asynchronous Load DAC Input	V	MMM.	100 VCC
µMAX Package	ν	V	104

SPI and QSPI are trademarks of Motorola Inc. Microwire is a trademark of National Semiconductor Corp.

Selector Guide

_Features

1XI/VI


- + +2.5V to +5.5V Single-Supply Operation
- ±1LSB (max) TUE
- Power-On Reset Clears All Registers to Zero
- Low Operating Current: 150μA (MAX548A/MAX549A, VREF = +2.5V) 75μA (MAX550A, VREF = +2.5V)
- 1µA Shutdown Mode
- 10MHz, 3-Wire Serial Interface Compatible with SPI/QSPI and Microwire
- ♦ µMAX Package—50% Smaller than 8-Pin SO
- Independent Shutdown of DACs (MAX548A/MAX549A)

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE [†]	C
MAX548ACPA	0°C to +70°C	8 Plastic DIP	~
MAX548ACUA	0°C to +70°C	8 µMAX	
MAX548AC/D	0°C to +70°C	Dice*	
MAX548AEPA	-40°C to +85°C	8 Plastic DIP	
MAX548AEUA	-40°C to +85°C	8 µMAX	Y

Ordering Information continued at end of data sheet. *Dice are specified at $T_A = +25$ °C, DC parameters only. †Contact factory for availability of 8-pin SO package.

_Pin Configurations



_ Maxim Integrated Products 1

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

ABSOLUTE MAXIMUM RATINGS

VDD, SCLK, DIN, \overline{CS} , \overline{LDAC} , OUT_ to GND-0.3V to 6V REF to GND-0.3V to (VDD + 0.3V) Maximum Current (any pin)±50mA Continuous Power Dissipation (T $_{\Delta}$ = +70°C)

continuous Fower Dissipation (TA = +70 C)	
Plastic DIP (derate 9.09mW/°C above +70°C)	727mW
µMAX (derate 4.10mW/°C above +70°C)	330mW

Operating Temperature Ranges	
MAX5AC_ A	0°C to +70°C
MAX5AE_ A	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	WWW	CONDITIONS	MIN TYP	MAX	UNITS	
STATIC PERFORMANCE	MIT	View	V.100X. COM.L	I.WW.I	ST C	OM.	
Resolution	N	N. W.	N 1001. TW	8	1002.	Bits	
Differential Menlinearity	DNI	Guaranteed	MAX5AEUA (Note 1)	MM	±0.9	LCD	
Differential Nonlinearity	DNL	monotonic	All others	NWW	±0.9	LSB	
Total Unadjusted Error	TUE		MAX5AEUA (Note 1)		±1	LSB	
Total offacjusted Effor	COUL	N N	All others		±1	LJD	
Zero-Code Error	ZCE	N IV	NWW. ONY.COMET	N NN	±1	LSB	
Full-Scale Error	FSE		TWW.ICON.	TA IN	±1	LSB	
REFERENCE INPUT	OY.C	LTV	W.100 T. COM.		I.WW		
Reference Input Voltage Range	VREF	MAX549A/MAX performance	550A for specified	2.5	VDD	V	
Reference Input Resistance	Dess	MAX549A	NW.100 CO	16.7	16.7		
DAC Code = 55 Hex (Note 2)	RREF	MAX550A	W 1001.	33.3	NI II	kΩ	
WW	.YooY.	MAX549A	$V_{DD} = V_{REF} = 5.5V$	330	550	100	
Reference Input Current	IREF	WAX349A	$V_{DD} = V_{REF} = 2.5V$	150	250	μA	
DAC Code = 55 Hex (Note 3)	IREF	MAX550A	$V_{DD} = V_{REF} = 5.5V$	165	275	μη	
W	100	IVIAX330A	$V_{DD} = V_{REF} = 2.5V$	75	125		
DAC OUTPUT	WW.L	N.COM	WWWWWWWWWW	WT NO.	N	NN	
DAC Output Voltage Swing	WW.10	MAX548A	MIN MIL	0	V _{DD}	V	
1 5 5	1	MAX549A/MAX	550A	0	Vref	v	
DAC Output Resistance	ROUT	NOY.CO.	MAN WI	33.3		kΩ	
DAC Output Resistance Matching	∆R _{OUT} / Rout	MAX548A/MAX	549A	±0.2	N	%	
DIGITAL INPUTS	A.M.	100X.C	N.T.W WT.	1001.			
Input High Voltage	VIH	N. CO	ALM WWW	0.7V _{DD}		V	
Input Low Voltage	VIL	W.IO SICO	DM M		$0.3V_{DD}$	V	
Input Current	lin	VIN = 0V or VDE	DONG		±1	μΑ	
Input Capacitance (Note 4)	CIN	1007.0			10	рF	

///XI//

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C)$

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE	11	W.1001.COM		W.100	COM		ſ
Digital Feedthrough and Crosstalk		$\overline{\text{CS}}$ = high, all digital in	nputs from 0V to V _{DD}	WW.10	50	1.1	nV-sec
Voltage-Output Settling Time	<1	To $\pm 1/2$ LSB, CL = 20p	рF	WW.	4 00	Nr.	μs
Voltage Output Slow Date	44	C: 20pF	$V_{DD} = 2.5V$	N.	1.4	ON.	Muc
Voltage-Output Slew Rate	W	$C_L = 20 pF$	$V_{DD} = 5.5V$	N.V.	3.1	Mo	V/µs
Wake-Up Time at Power-Up		C _L = 20pF	COMM	WWY	4	JON	μs
POWER SUPPLIES		.100×	COM	A	W.100	CO2	1.
Supply Voltage Range	VDD	Outputs unloaded, all	inputs = GND or V_{DD}	2.5	W.1001	5.5	V
Supply Current (MAX548A)	IDD	Outputs unloaded, all inputs = GND or	$V_{DD} = 5.5V$	MN	330	550	μA
		V _{DD} (Note 5)	$V_{DD} = 2.5 V$	1	150	250	OM.T
Supply Current (MAX549A/MAX550A)	IDD	Outputs unloaded, all VDD = 5.5V	inputs = GND or V_{DD} ;		0.3	10	μA
Shutdown Current	CON.1	Shutdown mode	.Ine COM.	1	0.3	TAN	μΑ

TIMING CHARACTERISTICS

 $(V_{DD} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Digital inputs switching from 0V to } V_{DD}.)$ (Figure 3) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX	UNITS
SCLK Pulse Width High	tсн	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	40	ns
SCLK Pulse Width Low	tCL	TW WWW. CO	40	ns
DIN to SCLK High Setup	t _{DS}	N. IN CO	30	ns
	100	$V_{DD} = 2.5 V$	0	110
DIN to SCLK High Hold	tDH	V _{DD} = 5.5V	10	– ns
CS Low to SCLK High Setup	tcsso	N	30	ns
CS High to SCLK High Setup	tcss1	DN.I.	- 30	ns
SCLK High to CS Low Hold 🔬 📎	tCSH0	TW WI 100Y	10	ns
Dalay CCLK Lligh to CC Lligh	taana	V _{DD} = 2.5V	10	200
Delay, SCLK High to CS High 🦘	tCSH1	$V_{DD} = 5.5 V$	20	– ns
CS Pulse Width High	tcsw		40	ns
SCLK Period	tCP	N.CO. TW WWW	80	ns
LDAC Pulse Width Low	t LDAC	MAX548A/MAX550A only	50	ns
CS High to LDAC Low	tcsld	MAX548A/MAX550A only	50	ns
V_{DD} High to \overline{CS} Low	AM.	DOX. TIN WITH	5	μs

Note 1: Cold temperature specifications (to -40°C) guaranteed by design using six sigma design limits.

Note 2: Worst-case input resistance at REF occurs at DAC code 55 hex.

Note 3: Worst-case reference input current occurs at DAC code 55 hex.

Note 4: Guaranteed by design. Not production tested.


Note 5: IDD measured with DACs loaded with worst-case DAC code 55 hex.

3

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

Typical Operating Characteristics


 $(V_{DD} = V_{REF} = 2.5V, R_L = 1M\Omega, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$



+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

Typical Operating Characteristics (continued)

 $(V_{DD} = V_{REF} = 2.5V, R_L = 1M\Omega, C_L = 15pF, T_A = +25^{\circ}C$, unless otherwise noted.)



.100X.CON

Pin Description

	PIN	L'CON	NAME	EUNCTION
MAX548A	MAX549A	MAX550A	NAIVIE	FUNCTION
1	1	N.104	GND	Ground
2	2	W.1001.	OUTA	DAC A Output Voltage
_	-41	2	OUT	DAC Output Voltage
3	3	3	CS	Chip-Select Input. A logic low on $\overline{\text{CS}}$ enables serial data to be clocked into the input shift register. Programming commands are executed at $\overline{\text{CS}}$'s rising edge.
4	4	4	DIN	Serial-Data Input. Data is clocked into the 16-bit input shift register or SCLK's rising edge.
5	5	5	SCLK	Serial-Clock Input. Data is clocked in on SCLK's rising edge.
6	_	6	LDAC	Load DAC Input. After \overline{CS} goes high and if programmed by the control word, a falling edge on \overline{LDAC} updates the DAC latch(es). Connect \overline{LDAC} to V_{DD} if unused.
7	6		OUTB	DAC B Output Voltage
_	7	7	REF	External Reference Voltage Input for DAC(s)
8	8	8	VDD	Positive Power Supply (+2.5V to +5.5V)

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

MAX548A/MAX549A/MAX550A

_Detailed Description

Analog Section

The MAX548A/MAX549A/MAX550A are 8-bit, voltageoutput digital-to-analog converters (DACs). The MAX548A/MAX549A are dual DACs, and the MAX550A is a single DAC. Each DAC consists of an R-2R ladder network that converts 8-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltage (Figure 1).

The DACs feature double-buffered inputs and unbuffered outputs. The MAX549A/MAX550A require an external reference. The MAX548A's reference inputs are internally connected to V_{DD} . The power-supply range is from +2.5V to +5.5V.

Reference Input

The voltage applied at REF (VDD for the MAX548A) sets the full-scale output for all the DACs and may range from +2.5V to VDD. The REF input resistance is code dependent, with the lowest value occurring with code 01010101 (55 hex). To minimize INL errors, the reference voltage source should have less than 3Ω output impedance.

DAC Output

The MAX548A/MAX549A/MAX550A contain DACs with unbuffered outputs; each output connects directly to an R-2R ladder. Typical output impedance is $33.3k\Omega$. This configuration minimizes power consumption and reduces offset errors. For highest accuracy, apply high resistive loads (1M Ω and up). Lower resistive loads can be driven, but output loading increases full-scale error.

The magnitude of the expected error is the ratio of the DAC output resistance to the DC load resistance at the output.

Typically, an energy pulse is coupled into the DAC output on CS's rising edge. Since each DAC output is unbuffered, connecting a small capacitor (200pF to 1000pF) from the output to ground creates a lowpass filter that effectively suppresses the pulse for sensitive applications (see *Typical Operating Characteristics*).

Shutdown Mode

When the MAX548A/MAX549A/MAX550A are in shutdown mode, the R-2R ladder disconnects from the reference source. The MAX549A/MAX550A supply current does not change, but the REF input current decreases to less than 1 μ A. This allows the externally applied system reference to remain active with minimal power consumption. The MAX548A supply current also decreases to less than 1 μ A in shutdown mode. When the MAX548A/MAX549A/MAX550A exit shutdown mode, recovery time is equivalent to the DAC's settling time.

Serial Interface

The serial interface is SPI/QSPI and Microwire compatible. An active-low chip select $\overline{(CS)}$ enables the input shift register to receive data from the serial input (DIN). Data is clocked into the shift register on the rising edge of the serial-clock signal (SCLK). The clock frequency can be as high as 10MHz.

Transmit data MSB first in one 16-bit word or two 8-bit bytes. The write cycle can be segmented to allow two 8-bit-wide transfers when CS remains low. After all 16 bits are clocked into the input shift register, a rising




Figure 1. DAC Simplified Circuit Diagram

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

edge on $\overline{\text{CS}}$ programs the DAC. The input registers can be loaded independently or simultaneously without updating the DAC registers. This allows both DAC registers to be updated simultaneously with different digital values. The DAC outputs reflect the data stored in the DAC registers. LDAC can be used to asynchronously update the DAC registers independently of $\overline{\text{CS}}$ (MAX548A/MAX550A). With C1 set high, setting C0 in the control word forces the DAC register(s) to be updated on LDAC's falling edge, rather than $\overline{\text{CS}}$'s rising edge (Table 1).

Initialization

The MAX548A/MAX549A/MAX550A have an internal power-on reset. At power-up, all internal registers are reset to zero; therefore, an initialization write sequence is not necessary.

Serial-Input Data Format and Control Codes The control byte determines which input registers/DAC registers are updated (Table 1). The DAC input registers are updated on the rising edge of CS. The DAC registers can be updated on CS's rising edge or on LDAC's falling edge after CS goes high. Bit C0 of the control byte determines how the DAC registers are updated for the MAX548A/MAX550A. The MAX549A has no LDAC pin; the DAC registers are always updated on CS's rising edge (C0 in the control byte has no effect).

Tables 2, 3, and 4 list the serial-input command format for the MAX548A, MAX549A, and MAX550A, respectively. The 16-bit input word consists of an 8-bit control byte and an 8-bit data byte. The control byte is not decoded internally. Every control bit performs one

Table 1. Control-Byte/Input-Word Bit Definitions

WWW.	BIT NAME	STATE	OPERATION
	100Y.CO	WT.IN	WWW.100X.COM.TW WW.1001.CO
WW.	UB1*	Х	Unassigned Bit 1
	UB2	Х	Unassigned Bit 2
	UB3	O X	Unassigned Bit 3
	C2	0	Power-Up Mode
	C2	1.1	Power-Down Mode
	C1 00	0	DAC Register Load Operation Disabled
CONTROL BYTE	C1	N.CP	DAC Register Load Operation Enabled
	CO	0.0	DAC Register Updated on CS's Rising Edge
	CO	100	DAC Register Updated on LDAC's Falling Edge (MAX549A = Don't Care)
	A1	0	Do Not Address DAC B (MAX550A = Don't Care)
	A1	1001	Address DAC B (MAX550A = Don't Care)
	A0	0	Do Not Address DAC A
	A0	1	Address DAC A
	D7	N.To.	DAC Data Bit 7 (MSB)
	D6	WH-100	DAC Data Bit 6
	D5	100	DAC Data Bit 5
DATA	D4		DAC Data Bit 4
BYTE	D3	WVIII.	DAC Data Bit 3
	D2	W.W.	DAC Data Bit 2
	D1	WW.	DAC Data Bit 1
	D0**	<u>N.</u>	DAC Data Bit 0 (LSB)

X = Don't care *Clocked in first **Clocked in last

///XI/M

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

function. Data is clocked in starting with unassigned bit 1 (UB1), followed by the remaining control bits and the DAC data byte. The data byte's LSB (D0) is the last bit clocked into the input register (Figure 2).

Table 5 is an example of a 16-bit input word that performs the following functions:

- Loads 80 hex (128 decimal) into the DAC input register (DAC A for the MAX548A/MAX549A)
- Updates the DAC register(s) on \overline{CS} 's rising edge.

Table 6 shows how to calculate the output voltage based on the input code. Figure 3 gives detailed timing information.




Figure 2. Serial-Interface Timing Diagram




Figure 3. Detailed Serial-Interface Timing Diagram

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

Table 2. MAX548A Serial-Interface Programming Commands

	N.C	CONT	ROL	BYTE	Ξ			DATA BYTE	LDAC	COMMAND
N.10	~1 (Loa	ded F	First		-	NN.	Loaded Last	LUAC	COMMAND (Commands executed on CS's rising edge)
UB1	UB2	UB3	C2	C1	C0	A1	A0	D7D0	Pin 6	(commands excedice on co's hsing edge)
UNA	SSIGNE	D CON	IMAN	DS		N		1100Y.	V.T.N	W 1001. ON.I.
X	Х	X	0	0	Х	0	0	XXXXXXXX	X	Unassigned command
Х	X	X	1	Х	Х	0	0	XXXXXXXX	Х	Unassigned operation
COM	MANDS	S LOAD	ING I	NPUT	REG	ISTEF	R(S) O	NLY	ON.L	W.Ion COM.
x	Х	X	0	0	Х	0	1	8-Bit DAC Data		Load DAC A input register. DAC B input register and both DAC registers unchanged.
x	X	X	0	0	X	1	0	8-Bit DAC Data	C X	Load DAC B input register. DAC A input register and both DAC registers unchanged.
Х	X	Х	0	0	Х	1	1	8-Bit DAC Data	x	Load both DAC input registers. Both DAC regis- ters unchanged.
COM	MANDS	S UPDA	TING	DAC	REGI	STER	(S)	WW -10	01.	NITH WITH 100Y.C. M
Х	x	X	0	1 1	0	0	0	xxxxxxxx	X	Update both DAC registers with current contents of their input registers. Both input registers unchanged.
Х	X	X	0	01.	0	0	N1	8-Bit DAC Data	X	Load DAC A input register and update both DAC registers. DAC B input register unchanged.
Х	Х	х	0	07	0	DML	0	8-Bit DAC Data	X	Load DAC B input register and update both DAC registers. DAC A input register unchanged.
Х	Х	X	0	1	0	G	1	8-Bit DAC Data	x	Load both DAC input registers and update both DAC registers.
Х	х	x	0	1.1	097	0	0	xxxxxxx	0	Update both DAC registers with current contents of their input registers. Both input registers unchanged.
Х	Х	х	0	1	10	0	1	8-Bit DAC Data	0	Load DAC A input register and update both DAC registers. DAC B input register unchanged.
Х	Х	х	0	1	1.1	99	0	8-Bit DAC Data	0	Load DAC B input register and update both DAC registers. DAC A input register unchanged.
Х	Х	Х	0	1	1		viC	8-Bit DAC Data	0	Load both DAC input registers and update both DAC registers.
COM	MANDS	S UTILIZ	ZING	THE /	SYN	CHRC	NOUS	S LOAD FUNCTIO	N 💎	TWINING TWING
Х	Х	Х	0	1		0	0	xxxxxxxx	1	After CS's rising edge and on LDAC's falling edge, update both DAC registers with current contents of their input registers. Both input regis ters unchanged.
Х	х	х	0	1	1	0	N 10	8-Bit DAC Data	N 1	Load DAC A input register. After CS's rising edg and on LDAC's falling edge, update both DAC registers.
Х	Х	х	0	1	1	1	0	8-Bit DAC Data	1	Load DAC B input register. After \overline{CS} 's rising edg and on \overline{LDAC} 's falling edge, update both DAC registers.
Х	Х	х	0	1	1	1	1	8-Bit DAC Data	1	Load both DAC input registers. After \overline{CS} 's rising edge and on \overline{LDAC} 's falling edge, update both DAC registers.

MAX548A/MAX549A/MAX550A

.100Y.COM.TW W.100Y.COM.TW +2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

 Table 2. MAX548A Serial-Interface Programming Commands (continued)

COMMANDS FOR POWERING DOWN

-	100x.		TROL		E			DATA BYTE	LDAC	COMMAND
			aded I		00			Loaded Last		(Commands executed on CS's rising edge)
JB1	UB2	UB3	C2	C1	C0	A1	A0	D7D0	Pin 6	NT 1001 CONTIN
	VIANDS	POWE	RING	DOw	N AN		ADING	INPUT REGISTE	R(S) UNL	
Х	X	Х	OM	0	X	0	1	8-Bit DAC Data	X	Load DAC A input register and power down DAC A. DAC B registers unchanged.
X	X	X	CD	0	X	1	0	8-Bit DAC Data	X	Load DAC B input register and power down DAC B. DAC A registers unchanged.
X	x	X	19	0	X	1	1	8-Bit DAC Data	X	Load both DAC input registers and power down both DACs. Both DAC registers unchanged
OM	MANDS	POWE	RING	DOW	N AN		DATIN	G DAC REGISTEI	R(S)	LIM WILLION COM.I
Х	x	x	001. 1001	.00	0	0	1	8-Bit DAC Data	X	Load DAC A input register, power down DAC A, and update both DAC registers. DAC B input register unchanged.
Х	x	X	.1p0	1	0	1	0	8-Bit DAC Data	X	Load DAC B input register, power down DAC B, and update both DAC registers. DAC A input register unchanged.
Х	Х	x	1	01	0	1	1	8-Bit DAC Data	X	Load both DAC input registers, power down both DACs, and update both DAC registers.
Х	х	X	11	100 1 1.10	1.0	0	1	8-Bit DAC Data	0	Load DAC A input register, power down DAC A, and update both DAC registers. DAC B input register unchanged.
Х	Х	x	1		1001	.1	0	8-Bit DAC Data	0	Load DAC B input register, power down DAC B, and update both DAC registers. DAC A input register unchanged.
Х	Х	Х	1	11	-1	1		8-Bit DAC Data	0	Load both DAC input registers and power down both DACs. Update both DAC registers.
OM	MANDS	POWE	RING	DOW	'N AN	D UTI	LIZING	G THE ASYNCHR	ONOUS L	OAD FUNCTION
Х	x	x	1	N N	NN. 1	0	Y C 1 0 Y .9	8-Bit DAC Data	1	Load DAC A input register and power down DAC A. While powered down, on LDAC's falling edge, update both DAC registers. DAC B input register unchanged.
Х	x	х	1	1	1	1	0	8-Bit DAC Data	1	Load DAC B input register and power down DAC B. While powered down, on LDAC's falling edge, update both DAC registers. DAC A input register unchanged.
Х	x	x	1	1	1	1	1.1	8-Bit DAC Data	N 1 N	Load both DAC input registers and power down both DACs. While powered down, on LDAC's falling edge, update both DAC registers.

/N/IXI/N

L100Y.COM.TW WWW.100Y.COM.TV +2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

Table 3. MAX549A Serial-Interface Programming Commands

CONTROL BYTE DATA E									COMMAND
Loaded First Loaded Last						W	UN.	Loaded Last	(Commands executed on CS's rising edge)
UB1	UB2	UB3	C2	C1	C0	A1	A0	D7D0	WW.LOW COMP.
UNA	SSIGNE	D COM	MAN	D		N		N 100 Y. ON	TIM TON TON TON TO MILL
X	Х	X	Х	0	Х	0	0	XXXXXXXX	Unassigned command
CON	MANDS	S LOAD	DING I	NPUT	REG	ISTEF	R(S) O	NLY	WWW. OV.COM TW
Х	X	Х	0	0	Х	0	1	8-Bit DAC Data	Load DAC A input register. DAC registers unchanged.
X	Х	X	0	0	Х	1	0	8-Bit DAC Data	Load DAC B input register. DAC registers unchanged.
X	Х	X	0	0	X	1	1	8-Bit DAC Data	Load both DAC input registers. DAC registers unchanged.
CON	MANDS	S UPDA	TING	DAC	REG	STER	(S)	WW 1001.	WILL WAY 1002. ON IL
Х	X	X	X	1	X	0	0	xxxxxxx	Update both DAC registers with current contents of their input registers. Both input registers unchanged.
Х	х	X.1	0	10	x	0	1	8-Bit DAC Data	Load DAC A input register and update both DAC registers. DAC B input register unchanged.
Х	X	X	0	x10	Х	1	0	8-Bit DAC Data	Load DAC B input register and update both DAC registers. DAC A input register unchanged.
Х	X	х	0	01	X	11	1	8-Bit DAC Data	Load both DAC input registers and update both DAC registers.
CON	MANDS	S POW	ERING	DOV	VN AN	D LC	ADIN	G INPUT REGISTE	R(S) ONLY
Х	Х	x	1	0	x	0	.1	8-Bit DAC Data	Load DAC A input register and power down DAC A. DAC B input register and both DAC registers unchanged.
Х	Х	x	1	0	x	CD	0	8-Bit DAC Data	Load DAC B input register and power down DAC B. DAC A input register and both DAC registers unchanged.
Х	Х	Х	1	0	Х	1.1	1	8-Bit DAC Data	Load both DAC input registers and power down both DACs. Both DAC registers unchanged.
CON	MANDS	S POW	ERING	DOV	VN AI	ND UF	DATI	NG DAC REGISTER	R(S)
Х	х	х	1	1	x	0		8-Bit DAC Data	Load DAC A input register, power down DAC A, and update both DAC registers. DAC B input register unchanged.
Х	х	х	1	1	x	11	0	8-Bit DAC Data	Load DAC B input register, power down DAC B, and update both DAC registers. DAC A input register unchanged.
Х	х	Х	1	1	x	1	01	8-Bit DAC Data	Load both DAC input registers, power down both DACs, and update both DAC registers.

100Y.COM.TW +2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

Table 4. MAX550A Serial-Interface Programming Commands

CONTROL BYTE							-1	DATA BYTE	IDAC	COMMAND		
Loaded First						N	NN.	Loaded Last	LDAC	COMMAND (Commands executed on CS's rising edge)		
UB1	UB2 UB3 C2 C1 C0 A1		A0	D7D0	Pin 6							
UNA	SSIGNE	D CON	MAN	DS		V	144	N 1001.	V.L.M.	W. 1002. OM.1.		
Х	Х	X	0	0	Х	X	0	XXXXXXXX	X	Unassigned command		
Х	Х	X	1	Х	Х	Х	0	XXXXXXXX	Х	Unassigned operation		
CON	MAND	SLOAD	ING I	NPUT	REG	STEF		Y 100	M.L	W.Ioon COM.		
Х	Х	X	0	0	Х	Х	1	8-Bit DAC Data	Х	Load DAC input register. DAC register unchanged.		
CON	MANDS	SLOAD	ING E	DACF	REGIS	TER		WWW.	JON	TH WWWWWWWWWWW		
х	X	Х	0	1	0	Х	0	xxxxxxxx	C x	Update DAC register with current contents of input register. Input register unchanged.		
Х	X	Х	0	1	0	X	1	8-Bit DAC Data	Х	Load DAC input register and update DAC register.		
Х	X	X	0	C9 ³	1	X	0	xxxxxxxx	000	Update DAC register with current contents of input register. Input register unchanged.		
Х	X	X	0	.9	1	X	1	8-Bit DAC Data	0	Load DAC input register and update DAC register		
CON	MAND		ZING	THE A	SYN	CHRC	NOU	S LOAD FUNCTIO	Ň	ON. WWW. COM		
Х	x	x	0	1.		x	0	XXXXXXXX	1001	After CS's rising edge and on LDAC's falling edge, update DAC register with current contents of input register. Input register unchanged.		
Х	Х	X	0	1	J.U	X	1	8-Bit DAC Data	1	Load DAC input register. After $\overline{\text{CS}}$'s rising edge and on LDAC's falling edge, update DAC register		
CON	MAND	POWER	RING	DOW	N ANI	LOA	DING	INPUT REGISTER	RONLY	NWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW		
Х	Х	Х	1	0	Х	X	1	8-Bit DAC Data	X	Load DAC input register and power down DAC.		
CON	MAND	S POW	ERING	DOV	VN AN	ID UF	DATI	NG DAC REGISTE	R	100 r. ONUL		
Х	Х	Х	1	1	0	Х	M	8-Bit DAC Data	х	Load DAC input register, power down DAC, and update DAC register.		
Х	Х	Х	1	1	(.)0	X	$\mathbb{C}^{\mathbb{D}^{n}}$	8-Bit DAC Data	0	Load DAC input register, power down DAC, and update DAC register.		
CON	MAND	POWE	RING	DOW		UTI	IZING	G THE ASYNCHRO	NOUS L	OAD FUNCTION		
Х	Х	x	1	1	1	X	X1C	8-Bit DAC Data	1	Load DAC input register and power down DAC. While powered down, on LDAC's falling edge, update DAC register.		

Table 5. Example Input Word

X = Don	ı't care														
Table	95. Ex	xampl	-	LIT WO		07.0 007.0	OM.T	LAN LAN		WWW WWW	DATA	BYTE	V.7		
Loade	d First				WW.	Jun	COM	W						Loaded	Last
UB1	UB2	UB3	C2	C1	CO	A1	AO	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	0	1	0	0	1	1	0	0	0	0	0	0	0

X = Don't care

MAX548A/MAX549A/MAX550A

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

Microprocessor Interfacing

The MAX548A/MAX549A/MAX550A serial interface is SPI/QSPI and Microwire compatible. For SPI/QSPI, clear the CPOL and CPHA bits (CPOL = 0 and CPHA = 0). CPOL = 0 sets the clock idle state to zero, and CPHA = 0 changes data at SCLK's falling edge. This is the Microwire default condition. If a serial port is not available on your microprocessor, three bits of a parallel port can be used to emulate a serial port by bit manipulation. Operate the serial clock only when necessary, to minimize digital feedthrough at the DAC registers.

Applications Information

Power-Supply and Ground Considerations

Connect GND to the highest quality ground available. Bypass V_{DD} with a 0.1 μ F to 0.22 μ F capacitor to GND. The reference input can be used without bypassing. However, for optimum line/load-transient response and noise performance, bypass the reference input with a 0.1 μ F to 4.7 μ F capacitor to GND.

Careful PC board layout minimizes crosstalk in DAC registers, the reference, and the digital inputs. Separate analog traces by running ground traces between them. Make sure that high-frequency digital lines are not routed parallel to analog lines.

AC Considerations

Digital Feedthrough

High-speed data at any of the digital input pins can couple through a DAC's internal stray package capacitance and cause noise (digital feedthrough) at the DAC output, even though LDAC and/or CS are held high (see *Typical Operating Characteristics*). Test digital feedthrough by holding LDAC and/or CS high and toggling the digital inputs from all 1s to all 0s.

Analog Feedthrough

MAX548A/MAX549A/MAX550.

Due to internal stray capacitance, higher frequency analog input signals at REF can couple to the output, even when the input digital code is all 0s. This condition is shown in the MAX549A/MAX550A Reference AC Feedthrough vs. Frequency graph in the *Typical Operating Characteristics*. Test analog feedthrough by setting all DAC outputs to 0V and sweeping REF.

		.WW.	DAC CO					
D7	D6	D5	D4	D3	D2	D1	D0	ANALOG OUTPUT (V)
1	1	1	100Y	1	1	1	1	+V _{REF} (255 / 256)
1	0	0	0	0	0	0 🔨	1	+V _{REF} (129 / 256)
1	0	0	0	0	0	0	0	$+V_{\text{REF}}(128 / 256) = +V_{\text{REF}} / 2$
0	1	1	110	1	1.1	1	1	+V _{REF} (127 / 256)
0	0	0	0	0	0	0	1	+V _{REF} (1 / 256)
0	0	0	0	0.0	0	0	0	0

Table 6. Analog Output vs. Code


Note: 1LSB = V_{REF} x 2⁻⁸ = V_{REF}(1 / 256); ANALOG OUTPUT = +V_{REF}(1 / 256), where I = Integer Value of Digital Input.



Pin Configurations (continued)

M/X/W

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package



_Ordering Information (continued)

TEMP. RANGE	PIN-PACKAGE						
0°C to +70°C	8 Plastic DIP						
0°C to +70°C	8 µMAX						
0°C to +70°C	Dice*						
-40°C to +85°C	8 Plastic DIP						
-40°C to +85°C	8 μMAX						
0°C to +70°C	8 Plastic DIP						
0°C to +70°C	8 µMAX						
0°C to +70°C	Dice*						
-40°C to +85°C	8 Plastic DIP						
-40°C to +85°C	8 µMAX						
	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C						


*Dice are specified at $T_A = +25$ °C, DC parameters only.

TRANSISTOR COUNT: 1562

Chip Information

+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

_Package Information



+2.5V to +5.5V, Low-Power, Single/Dual, 8-Bit Voltage-Output DACs in µMAX Package

Package Information (continued) 8LUMAXD. MILLIMETERS INCHES Е Н MAX MIN MAX MIN 0.036 0.044 0.91 Α 1.11 A1 0.004 0.008 0.10 0.20 В 0.010 0.014 0.25 0.36 С 0.005 0.007 0.13 0.18 D 0.120 2.95 3.05 0.116 0.0256 е 0.65 Ε 2.95 3.05 0.120 0.116 Н 0.198 4.78 5.03 0.188 0.41 0.66 0.016 0.026 D 0° 0* 6° 6° α С α _____.004in A1 NDTES 1. D&E DO NOT INCLUDE MOLD FLASH. 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15mm(.006"). 8LD uMAX PACKAGE DUTLINE DWG 3. CONTROLLING DIMENSION: INCHES DECUMENT CONTROL NO 1 21-0036 D

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are Implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

ΜΛΧΙΜ