勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw To Top / Lineup / Index

DS05-20845-2E

FLASH MEMORY

CMOS

8M (1M imes 8/512K imes 16) BIT

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12


FEATURES

- Single 3.0 V read, program, and erase Minimizes system level power requirements
- Compatible with JEDEC-standard commands Uses same software commands as E²PROMs
- Compatible with JEDEC-standard world-wide pinouts
 48-pin TSOP(I) (Package suffix: PFTN Normal Bend Type, PFTR Reversed Bend Type)
 44-pin SOP (Package suffix: PF)
 48-ball FBGA (Package suffix: PBT)
- Minimum 100,000 program/erase cycles
- High performance
 90 ns maximum access time
- Sector erase architecture
 - One 8K word, two 4K words, one 16K word, and fifteen 32K words sectors in word mode One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase
- Boot Code Sector Architecture
 - T = Top sector
 - B = Bottom sector
- Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

- Embedded Program[™] Algorithms Automatically writes and verifies data at specified address
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion
- Automatic sleep mode
 When addresses remain stable, automatically switch themselves to low power mode
- Low Vcc write inhibit \leq 2.5 V
- Erase Suspend/Resume Suspends the erase operation to allow a read in another sector within the same device

(Continued)



■ GENERAL DESCRIPTION

The MBM29LV800TA/BA are a 8M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K words of 16 bits each. The MBM29LV800TA/BA are offered in a 48-pin TSOP(I), 44-pin SOP, and 48-ball FBGA packages. These devices are designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV800TA/BA offer access times 90ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable (CE), write enable (WE), and output enable (OE) controls.

The MBM29LV800TA/BA are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV800TA/BA are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV800TA/BA are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low Vcc detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ₇, by the Toggle Bit feature on DQ₆, or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV800TA/BA memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

FLEXIBLE SECTOR-ERASE ARCHITECTURE

• One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes

- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

		(×8)	(×16)
OOY.COM.	N WWW.	FFFFFH	7FFFFH
1007.00	16K byte	FBFFFH	7DFFFH
N.100Y.COM	8K byte	FOFFFU	7CFFFH
W.100Y.CON	8K byte	N.1001.	·OM.L
WW.100X. CO	32K byte	F7FFFH	7BFFFH
WW.100 Y CC	64K byte	EFFFFH	77FFFH
WWW.100 1.	·0 ^{M.1}	DFFFFH	6FFFFH
WWW.1001	64K byte	CFFFFH	67FFFH
WWW.100	64K byte	BFFFFH	5FFFFH
WWW.ICO	64K byte	ΔΕΕΕΗ	57FFFH
WWW.L	64K byte	WW.	
WWWW	64K byte		4FFFFH
WY	64K byte	8FFFFH	47FFFH
N W	64K byte	7FFFFH	3FFFFH
	W.10 COM.1	6FFFFH	37FFFH
	64K byte	5FFFFH	2FFFFH
	64K byte	4FFFFH	27FFFH
	64K byte	3FFFFH	1FFFFH
	64K byte	WTN	
	64K byte	2FFFFH	17FFFH
	64K byte	1FFFFH	0FFFFH
	64K byte	OFFFFH	07FFFH
		00000H	00000Н

le.	
NN V	N.100Y.CO.
MM	64K byte
WV	64K byte
	64K byte
WT	64K byte
TW	64K byte
M.TV	64K byte
OW.1	64K byte
No.	64K byte
	64K byte
	64K byte
oy.C	64K byte
100Y.	32K byte
1.1005	8K byte
W.100	8K byte
W.L	16K byte

(×8) (×16) FFFFFH 7FFFFH EFFFFH 77FFFH DFFFFH 6FFFFH CFFFFH 67FFFH BFFFFH 5FFFFH AFFFFH 57FFFH 9FFFFH 4FFFFH 8FFFFH 47FFFH 7FFFFH **3FFFFH** 6FFFFH 37FFFH 5FFFFH 2FFFFH 4FFFFH 27FFFH 3FFFFH 1FFFFH 2FFFFH 17FFFH 1FFFFH 0FFFFH OFFFFH 07FFFH 07FFFH 03FFFH 05FFFH 02FFFH 03FFFH 01FFFH 00000H 00000H WWW.100X.COM.T

MBM29LV800TA Sector Architecture WWW.100Y

TATA TONY.COM.TW

MBM29LV800BA Sector Architecture WWW.100Y.COM.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.100Y.C

■ PRODUCT LINE UP

Part No.	MBM29LV800TA/N	IBM29LV800BA
Ordering Part No. $V_{cc} = 3.0 V_{-0.3 V}^{+0.6 V}$	-90	-12
Max. Address Access Time (ns)	90	120
Max. CE Access Time (ns)	90	120
Max. OE Access Time (ns)	35	50

WWW.100Y

BLOCK DIAGRAM



■ CONNECTION DIAGRAMS

A15 🗖 1 🔿	(Marking Side)	48	A16	RY/BY	10	44	
A ₁₄ 2 A ₁₃ 3	WWW. 100Y.COMPTIN	47 46	BYTE Vss	A18	2	43	
A ₁₂ 4 A ₁₁ 5		45	DQ 15/A-1 DQ7	N.COL	W		F
A10 C 6		44 43	DQ14	A17	3	42	A8
A9 7 A8 8		42 41	DQ6 DQ13	A7	4	41	A9
N.C. 🗌 9		40		A6	5	40	A10
WE 🖂 11		39 38	DQ4	A5	6	39	A11
RESET 12 N.C. 13	MBM29LV800TA/MBM29LV800BA Standard Pinout	37 36	☐ Vcc ☐ DQ11	A4 [7	38	A12
N.C. 14 RY/BY 15	WWWWWWWWWWWW	35		A3	8	37	A13
A18 🗖 16		34		A2	9	36	E l
A ₁₇ 17 A ₇ 18		32 31	□ DQ9 □ DQ1		J C		A14
A ₆		30		A1 _	10	35	A15
A4 🗖 21		29 28		Ao [11	34	A16
$ \begin{array}{c c} A_3 & \square & 22 \\ A_2 & \square & 23 \end{array} $		27 26		CE	12	33	BYTE
A1 🗖 24	TW WWW. MOY.CO	25	A0	Vss	13	32	V ss
	FPT-48P-M19			OE [14	31	DQ 15/A-1
A1 🗖 24	(Marking Side)	25	Ao	DQ ₀	15	30	DQ 7
$ \begin{array}{c c} A_2 & \hline & 23 \\ A_3 & \hline & 22 \end{array} $		26		DQ8	16	29	DQ 14
A4 🛄 21		27 28	OE	DQ1	17	28	
A5 20 A6 19		29 30	DQ0 DQ8		18	27	
A7 18 A17 17		31 32		DQ2	19	26	
A18 🗖 16		33					E
RY/BY [15 N.C. [14		34 35	DQ10 DQ3	DQ10	20	25	DQ 12
<u>N.C.</u> 13 RESET 12	MBM29LV800TA/MBM29LV800BA Reverse Pinout	36 37	DQ11	DQ3	21	24	DQ4
WE [11 N.C. [10	N.COM. WWW	38 39	DQ4 DQ12	DQ11	22	23	
N.C. 🗖 9		40	DQ5		FPT-	44P-M16	.In V.COM
A8 🔤 8 A9 🔄 7		41 42	DQ13 DQ6				
A10 6 A11 5		43 44	DQ14 DQ7				
		45	DQ15/A-1				
$ \begin{array}{c c} A_{13} & \square & 3 \\ A_{14} & \square & 2 \\ \end{array} $		46 47					
A15 1 0	NN.LONIECONI.	48	A16				
	FPT-48P-M20						
							WWW.100 WWW.100 WWW.10

WWW.100X

IN.100Y.COM.TY

<u>co</u>M.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y

STATE 100X.COM.

To Top / Lineup / Index

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12

TN 100Y.COM.TV

WWW.100Y.COM.

COM.TW

(Continued)

OM.TW

W.100Y.COM.TW W.100Y.COM.TW WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

W.1001.COM.TW WW.100Y.COM.TW WW.190Y.COM.TW WWW.100Y.COM.TW WWW 100Y.COM.TW WWW.100Y.COM.TW

N.COM

100Y.C

WW

DOX.COMLTW 100Y.COM.TW V.100Y.COM.TW

WWW.100Y.COM.T

WWW.100Y.C

WT.MO

N 100Y.	11	king sid		-	poy.ce
(A1)	(A2) (A3	-	~	(<u>A6</u>)	1001.0
(B1)	(B2) (B3	3) (<u>B4</u>)	(B5)	(B6)	100Y.
(C1)	(C2) (C3	3) (C4)	(C5)	(C6)	Yoor
(D1)	(D2) (D3	3' (D4'	(D5)	(D6)	N.10*
(E1)	(E2) (E3	3 ¹ (E4 ¹	(E5)	(E6)	W.100
(F1)	(F2) (F3	3) (F4)	(F5)	(F6)	WW.10
(G1)	(G2) (G	3' (G4)	(G5)	(G6)	WW.1
(H1)	(H2) (H	3) (H4)	(H5)	(H6)	WWW

WWW.100Y.

WWW.100Y.

WWW.100Y.CO

A1	Аз	A2	A ₇	A3	RY/BY	A4	WE	A5	A9	A6	A13
B1	A ₄	B2	A17	B3	N.C.	B4	RESET	B5	A8	B6	A12
C1	A ₂	C2	A ₆	C3	A18	C4	N.C.	C5	A10	C6	A14
D1	A ₁	D2	A ₅	D3	N.C.	D4	N.C.	D5	A11	D6	A15
E1	Ao	E2	DQ ₀	E3	DQ ₂	E4	DQ ₅	E5	DQ7	E6	A16
F1	CE	F2	DQ8	F3	DQ10	F4	DQ ₁₂	F5	DQ14	F6	BYTE
G1	OE	G2	DQ ₉	G3	DQ ₁₁	G4	Vcc	G5	DQ ₁₃	G6	DQ15/A-1
H1	Vss	H2	DQ1	H3	DQ₃	H4	DQ4	H5	DQ ₆	H6	Vss

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw MAY.COM.TW

NWW.100Y.

MWW.I

TATAN 100Y.COM

WWW.1001.


WWW

by.COM

WWW.100

WWW.10

LOGIC SYMBOL



Pin	Function
A-1, A0 to A18	Address Inputs
DQ0 to DQ15	Data Inputs/Outputs
CE	Chip Enable
N OE M	Output Enable
WE WE	Write Enable
RY/BY	Ready/Busy Output
RESET	Hardware Reset Pin/Temporary Sector Unprotection
BYTE	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply
Y.CO.	WHI 100Y.C. NITH

MBM29LV800TA/800BA Pin Configuration Table 1

MBM29LV800TA/800BA User Bus Operations (BYTE = VH) Table 2

Operation	CE	OE	WE	Ao	A 1	A ₆	A9	DQ ₀ to DQ ₁₅	RESET
Auto-Select Manufacturer Code (1)	ALL.	160	Н	T.I.	L	L	Vid	Code	HT
Auto-Select Device Code (1)	N.F.	40	Н	н	L	L	Vid	Code	I.H
Read (3)	AL.	+1	OH.	Ao	A ₁	A ₆	A9	Dout	H
Standby	Н	Х	X	X	Х	Х	х	HIGH-Z	ONH
Output Disable	L	H	.1H	X	Х	х	Х	HIGH-Z	COH
Write (Program/Erase)	L	Н	N.100	Ao	A ₁	A ₆	A9	DIN	CH
Enable Sector Protection (2), (4)	L	Vid		L.	Ĥ	L	Vid	X	N.CH
Verify Sector Protection (2), (4)	L	LN	NH -	L-V	CH	4	Vid	Code	NH YO
Temporary Sector Unprotection	X	X	X	X	X	Х	NХ	X	VID
Reset (Hardware)/Standby	X	Х	X	Х	X	Х	X	HIGH-Z	1002

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100

WWW.100Y.COM

Operation	CE	ŌĒ	WE	DQ15/ A-1	Ao	A 1	A6	A۹	DQ ₀ to DQ ₇	RESET
Auto-Select Manufacturer Code (1)	ĻŢ	N L	Н	Ľ	1603	L	V.EV	Vid	Code	Н
Auto-Select Device Code (1)	L	T L	Н	N.L.	HOO	Υ.L	NLT	Vid	Code	Н
Read (3)	L	TEN	Н	A -1	Ao	A ₁	A ₆	A9	Dout	Н
Standby	H	X	X	X	x	Х	X	Х	HIGH-Z	Н
Output Disable	Ľ	H	н	X	X	Х	X	Х	HIGH-Z	Н
Write (Program/Erase)	Ļ	O.H -	L	A -1	Ao	A1	A ₆	A۹	DIN	Н
Enable Sector Protection (2), (4)	Ľ	VID	Т	L	Fai	H	Ł.C	VID	X	Н
Verify Sector Protection (2), (4)	L	CD ^A	Н	L	L	H	dr.	VID	Code	Н
Temporary Sector Unprotection (5)	Х	X	Х	X	X	X	X	X	X	Vid
Reset (Hardware)/Standby	Х	X	Х	X	X	X	Х	X	HIGH-Z	L

Table 3 MBM29LV800TA/800BA User Bus Operations (BYTE = VL)


Legend: L = VIL, H = VIH, X = VIL or VIH, $\Box =$ Pulse input. See DC Characteristics for voltage levels.

- **Notes:** 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 7.
 - 2. Refer to the section on Sector Protection.
 - 3. WE can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.
 - 4. Vcc = 3.3 V ± 10%
 - 5. It is also used for the extended sector protection.

ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:



FUNCTIONAL DESCRIPTION

Read Mode

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

The MBM29LV800TA/BA have two control functions which must be satisfied in order to obtain data at the outputs. CE is the power control and should be used for a device selection. OE is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least t_{ACC}-to_E time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or change \overline{CE} pin from "H" or "L"

Standby Mode

There are two ways to implement the standby mode on the MBM29LV800TA/BA devices, one using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at Vcc ± 0.3 V. Under this condition the current consumed is less than 5 μ A. The device can be read with standard access time (tcE) from either of these standby modes. During Embedded Algorithm operation, Vcc active current (lcc2) is required even $\overline{CE} =$ "H".

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at Vss \pm 0.3 V (CE = "H" or "L"). Under this condition the current is consumed is less than 5 μ A. Once the RESET pin is taken high, the device requires tRH of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the OE input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV800TA/800BA data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV800TA/800BA automatically switch themselves to low power mode when MBM29LV800TA/800BA addresses remain stably during access fine of 150 ns. It is not necessary to control \overline{CE} , WE, and \overline{OE} on the mode. Under the mode, the current consumed is typically 1 μ A (CMOS Level).

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV800TA/800BA read-out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_H), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A₉. Two identifier bytes may then be sequenced from the devices outputs by toggling address A₀ from V_{IL} to V_{IH} . All addresses are DON'T CARES except A₀, A₁, A₆, and A₋₁. (See Table 4.1.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV800TA/BA are erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in Table 7. (Refer to Autoselect Command section.)

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer's code (Fujitsu = 04H) and ($A_0 = V_{IH}$) represents the device identifier code (MBM29LV800TA = DAH and MBM29LV800BA = 5BH for ×8 mode; MBM29LV800TA = 22DAH and MBM29LV800BA = 225BH for ×16 mode). These two bytes/words are given in the tables 4.1 and 4.2. All identifiers for manufactures and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the autoselect, A₁ must be V_{IL}. (See Tables 4.1 and 4.2.)

CONT		16					A STATE	
	Туре		A12 to A18	A6	A 1	A	A -1 ^{*1}	Code (HEX)
Manufacture's	Code	1001	X	Vı∟	VIL	VIL	VIL	04H
OL. COM.T		Byte	X		NNN.	1000 X.CC	VIL	DAH
Davias Cada	MBM29LV800TA	Word	N.COM	V⊫	Vil	Vin -	X	22DAH
Device Code		Byte	CON Y		NNN N	YOOY	VIL	🔨 5BH
	MBM29LV800BA	Word	X	Vı∟	Vil	Vin	X	225BH
Sector Protect	ion	WWW	Sector Addresses	VIL	Viн	VIL	VIL	01H*2

Table 4 .1 MBM29LV800TA/800BA Sector Protection Verify Autoselect Codes

*1: A-1 is for Byte mode.

*2: Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

	Туре		Code	DQ 15	DQ ₁₄	DQ 13	DQ ₁₂	DQ 11	DQ ₁₀	DQ9	DQ8	DQ7	DQ ₆	DQ₅	DQ4	DQ ₃	DQ ₂	DQ1	DQ
Manufa	cturer's Code	M.	04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
V		(B)	DAH	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	1	0	1	1	0	1	0
Device	MBM29LV800TA	(W)	22DAH	0	0	1	0	0	0	1	0	1	1	0	1	1	0	9	0
Code		(B)	5BH	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	1	0	1	1	0	1	1
	MBM29LV800BA	(W)	225BH	0	0	1	0	0	0	ି 1 ୁ	0	0	1	0	1	1	0	1	1
Sector	Protection	V.	01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Table 4.2 Expanded Autoselect Code Table

(B): Byte mode

(W): Word mode

力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

100X.COM W.100Y.COM.

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing WE to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of WE or \overline{CE} , whichever happens later; while data is latched on the rising edge of WE or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29LV800TA/BA feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, Fujitsu may program and protect sectors in the factory prior to shiping the device.

To activate this mode, the programming equipment must force V_{ID} on address pin A₉ and control pin \overline{OE} , (suggest V_{ID} = 11.5 V), $\overline{CE} = V_{IL}$, and A₆ = V_{IL}. The sector addresses (A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) should be set to the sector to be protected. Tables 5 and 6 define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the WE pulse. See Figures 16 and 24 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A₉ with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH}. Scanning the sector addresses (A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the devices will read 00H for unprotected sector. In this mode, the lower order addresses, except for A₀, A₁, and A₆ are DON'T CARES. Address locations with A₁ = V_{IL} are reserved for Autoselect manufacturer and device codes. A₋₁ requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) are the desired sector address will produce a logical "1" at DQ₀ for a protected sector. See Tables 4.1 and 4.2 for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV800TA/BA devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. See Figures 17 and 25.

WWW.100Y.COM.TW

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12

RESET

Hardware Reset

The MBM29LV800TA/BA devices may be reset by driving the RESET pin to VL. The RESET pin has a pulse requirement and has to be kept low (VL) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 μ s after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices require an additional tRH before it will allow read access. When the RESET pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. See Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Sector Address	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Address Range (×8)	Address Range (×16
SA0	0	0	0	0	Х	Х	Х	00000H to 0FFFFH	00000H to 07FFFH
SA1	0	0	0	, CDN	Х	Х	Х	10000H to 1FFFFH	08000H to 0FFFFH
SA2	0	0	1.100	00	Х	X	X	20000H to 2FFFFH	10000H to 17FFFH
SA3	0	0	11	1.0	X	X	X	30000H to 3FFFFH	18000H to 1FFFFH
SA4	0	1	0	0	X	X	X	40000H to 4FFFFH	20000H to 27FFFH
SA5	0	1	0	10V	X	X	Х	50000H to 5FFFFH	28000H to 2FFFFH
SA6	0	1	1	0	X	X	Х	60000H to 6FFFFH	30000H to 37FFFH
SA7	0	1	1	1,0	X	X	Х	70000H to 7FFFFH	38000H to 3FFFFH
SA8	111	0	0	0	X	X	х	80000H to 8FFFFH	40000H to 47FFFH
SA9	1.1	0	0	1	X	X	х	90000H to 9FFFFH	48000H to 4FFFFH
SA10	-011.	0	1	0	X	X	Х	A0000H to AFFFFH	50000H to 57FFFH
SA11	c1M	0	1	1	X	X	Х	B0000H to BFFFFH	58000H to 5FFFFH
SA12	10	1	0	0	X	X	Х	C0000H to CFFFFH	60000H to 67FFFH
SA13	100	1	0	1	X	X	X	D0000H to DFFFFH	68000H to 6FFFFH
SA14	1.0	01	1	0	X	Х	X	E0000H to EFFFFH	70000H to 77FFFH
SA15	1	09	1	1	0	Х	X	F0000H to F7FFFH	78000H to 7BFFFH
SA16	1	.CPN	1	1	1	0	0	F8000H to F9FFFH	7C000H to 7CFFFH
SA17	1.0	5.90	1	1	1	0	01.0	FA000H to FBFFFH	7D000H to 7DFFFH
SA18	1	010	1	1	1	1	X	FC000H to FFFFH	7E000H to 7FFFH

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

> > WWW.100Y.CO

Sector Address	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	0	0	Х	00000H to 03FFFH	00000H to 01FFFH
SA1	0	0	0	0)	0	1	0	04000H to 05FFFH	02000H to 02FFFH
SA2	0	0	0	00	0	1	1	06000H to 07FFFH	03000H to 03FFFH
SA3	0	0	0	0.0	1	X	X	08000H to 0FFFFH	04000H to 07FFFH
SA4	0	0	0	14.0	Х	X	Х	10000H to 1FFFFH	08000H to 0FFFFH
SA5	0	0	11	0	X	X	Х	20000H to 2FFFFH	10000H to 17FFFH
SA6	0	0	1	100	X	X	Х	30000H to 3FFFFH	18000H to 1FFFFH
SA7	0	1	0	0	X	X	Х	40000H to 4FFFFH	20000H to 27FFFH
SA8	0	1	0	1 1	X	X	x	50000H to 5FFFFH	28000H to 2FFFFH
SA9	0	1	1	0	X	X	Х	60000H to 6FFFFH	30000H to 37FFFH
SA10	0	1	1	1	X	X	Х	70000H to 7FFFFH	38000H to 3FFFFH
SA11	cbM	0	0	0	X	X	Х	80000H to 8FFFFH	40000H to 47FFFH
SA12	10	0	0	1	X	X	X	90000H to 9FFFFH	48000H to 4FFFFH
SA13	100	0	1	0	X	X	X	A0000H to AFFFFH	50000H to 57FFFH
SA14	1.C	0	1	1	X	Х	X	B0000H to BFFFFH	58000H to 5FFFFH
SA15	1.	01	0	0	X	Х	X	C0000H to CFFFFH	60000H to 67FFFH
SA16	105	.CPN	0	1	X	Х	X	D0000H to DFFFFH	68000H to 6FFFFH
SA17	100	5.90	11	0	X	Х	X	E0000H to EFFFFH	70000H to 77FFFH
SA18	1	N1CC	.11	1	X	Х	X	F0000H to FFFFH	78000H to 7FFFFH

Table 6 Sector Address Tables (MBM29LV800BA)

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y

WWW.100Y.COM.

Command Sequence		Bus Write Cycles Req'd	First Write		Secon Write		Third Write		Fourth Read/ Cyc	Write	Fifth Write	Bus Cycle	Sixth Write							
WTN	1	Req'd	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	Word	1	хххн	F0H	WT.		MM	-10	04.00	TIM										
Reau/Reset	Byte	WWW			FUH	W		VV	N.	N.C		W								
Deed/Deest	Word	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	IN									
Read/Reset	Byte	Э	AAAH	ААП	555H	001	AAAH	FUH	RA .	RD		_								
TIM	Word		555H		2AAH	CCL1	555H	0011	1.1001		V.L.									
Autoselect	Byte	3	AAAH	AAH	555H	55H	AAAH	90H	100		WT.M			_						
A COM.	Word		555H 2AAH	CCC II	555H				TI	<n< td=""><td></td><td></td></n<>										
Program	Byte	4	AAAH	AAH	555H	55H	AAAH	A0H	PA	PD	014	N/		_						
MON	Word	•	555H		2AAH	C C L L	555H	0011	555H	1	2AAH		555H	555H						
Chip Erase	Byte	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	AAAH	10H						
100X.00	Word	•	555H		2AAH	eel	555H	0011	555H		2AAH	C C L L								
Sector Erase	Byte	6	AAAH	AAH	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	SA	30H						
Sector Eras	se Sus	pend	Erase of	can be	suspen	ded du	ring sec	tor era	se with	Addr. ("H" or "l	."). Dat	a (B0H)	1						
Sector Eras	se Res	ume	Erase of	can be	resume	d after	suspen	d with	Addr. ("I	H" or "L	"). Data	(30H)	W							

Table 7 MBM29LV800TA/800BA Standard Command Definitions

Notes: 1. Address bits A₁₁ to A₁₈ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA)

- 2. Bus operations are defined in Tables 2 and 3.
- 3. RA = Address of the memory location to be read
 - PA = Address of the memory location to be programmedAddresses are latched on the falling edge of the WE pulse.
 - SA = Address of the sector to be erased. The combination of A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.
- 4. RD = Data read from location RA during read operation.
- PD = Data to be programmed at location PA. Data is latched on the falling edge of \overline{WE} .
- 5. The system should generate the following address patterns:
 - Word Mode: 555H or 2AAH to addresses A₀ to A₁₀
 - Byte Mode: AAAH or 555H to addresses A-1 and A0 to A10
- 6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

		Table o	11.							
Command		Bus Write Cycles	First Bus Write Cycle Write Cycle		Thirc Write	l Bus Cycle	Fourth Bus Read Cycle			
Sequend	Sequence		Addr	Data	Addr	Data	Addr	🔨 Data	Addr	Data
Set to	Word	3.00	555H		2AAH	55H	555H	2011		
Fast Mode	Byte	3 00	AAAH	AAH	555H	5511	AAAH	20H		
Fast Program	Word	2	XXXH	A0H	PA	PD	V.COM	Wn	_	
(Note)	Byte	2 N.1	XXXH	AUH	FA	WY I	N.COM	WT		
Reset from Fast Mode	Word	2	ХХХН	90H	ХХХН	F0H	100 <u>X.</u> CO	MI.		
(Note)	Byte	WWW	XXXH	0.3011	XXXH		100Y.C	UNI.TV		
Extended	Word	MW				0011	× 100×.			0.5
Sector Protect E	Byte	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD

Table 8 MBM29LV800TA/BA Extended Command Definitions

SPA : Sector address to be protected. Set sector address (SA) and $(A_6, A_1, A_0) = (0, 1, 0)$.

SD : Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

Note: This command is valid while Fast Mode.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (BOH) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ_0 to DQ_7 and DQ_8 to DQ_{15} bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5 = 1$) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H for ×16(XX02H for ×8) returns the device code (MBM29LV800TA = DAH and MBM29LV800BA = 5BH for ×8 mode; MBM29LV800TA = 22DAH and MBM29LV800BA = 225BH for ×16 mode). (See Tables 4.1 and 4.2.) All manufacturer and device codes will exhibit odd parity with DQ $_7$ defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02H for ×16 (XX04H for ×8). Scanning the sector addresses (A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should be perform margin mode on the protected sector. (See Tables 2 and 3.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of CE or WE, whichever happens later and the data is latched on the rising edge of CE or WE, whichever happens first. The rising edge of CE or WE (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ₇ is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See Table 9, Hardware Sequence Flags.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 20 illustrates the Embedded Program[™] Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last \overline{WE} pulse in the command sequence and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

Figure 21 illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data=30H) is latched on the rising edge of \overline{WE} . After time-out of 50 µs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μ s from the rising edge of the last \overline{WE} will initiate the execution of the Sector Erase command(s). If another falling edge of the \overline{WE} occurs within the 50 μ s time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 18).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the devices return to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

Figure 21 illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.



Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ \overline{BY} output pin and the DQ7 bit will be at logic "1", and DQ6 will stop toggling. The user must use the address of the erasing sector for reading DQ6 and DQ7 to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the RY/BY output pin, Data polling of DQ₇, or by the Toggle Bit I (DQ₆) which is the same as the regular Program operation. Note that DQ₇ must be read from the Program address while DQ₆ can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29LV800TA/BA has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 27 Extended algorithm.) The Vcc active current is required even $\overline{CE} = V_{IH}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0H) and data write cycles (PA/PD). (Refer to the Figure 27 Extended algorithm.)

(3) Extended Sector Protection

In addition to normal sector protection, the MBM29LV800TA/BA has Extended Sector Protection as extended function. This function enable to protect sector by forcing V_{ID} on RESET pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only RESET pin requires V_{ID} for sector protection in this mode. The extended sector protect requires V_{ID} on RESET pin. With this condition, the operation is initiated by writing the set-up command (60H) into the command register. Then, the sector addresses pins (A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set to the sector to be protected (recommend to set V_{IL} for the other addresses pins), and write extended sector protect command (60H). A sector is typically protected in 150 µs. To verify programming of the protection circuitry, the sector addresses pins (A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ₀ will produce for protect sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60H) again. To terminate the operation, it is necessary to set RESET pin to V_{IH}.

Write Operation Status WW.100Y.COM

N. T.		Status	DQ7	DQ ₆	DQ₅	DQ ₃	DQ ₂
N.1	Embedded F	Program Algorithm	DQ7	Toggle	0	0	1
In Progress	Embedded E	Erase Algorithm	0	Toggle	0	1	Toggle
	WW.	Erase Suspend Read (Erase Suspended Sector)	1001.90	M.1W	0	0	Toggle
CONTRACTOR	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle (Note 1)	0	0	1 (Note 2)
OX.COM	Embedded F	Program Algorithm	DQ7	Toggle	1	0	1
Exceeded Time Limits	Embedded Erase Algorithm			Toggle	1	1	N/A
	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)		Toggle	M.T.	0	N/A

Hardware Sequence Flags Table 9

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.
- 3. DQ $_0$ and DQ $_1$ are reserve pins for future use.
 - 4. DQ4 is Fujitsu internal use only. WWW.100Y

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WW.100Y.COM.TW

WWW.100Y.COM.TW

DQ7

Data Polling

The MBM29LV800TA/BA devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ₇. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ₇ output. The flowchart for Data Polling (DQ₇) is shown in Figure 22.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV800TA/BA data pins (DQ7) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the devices are driving status information on DQ7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ7 has a valid data, the data outputs on DQ0 to DQ6 may be still invalid. The valid data on DQ0 to DQ7 will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 9.)

See Figure 9 for the Data Polling timing specifications and diagrams.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Toggle Bit I

DQ₆

The MBM29LV800TA/BA also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about $2 \mu s$ and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 μs and then drop back into read mode, having changed none of the data.

Either CE or OE toggling will cause the DQ₆ to toggle. In addition, an Erase Suspend/Resume command will cause the DQ₆ to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

DQ5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the devices under this condition. The CE circuit will partially power down the device under these conditions (to approximately 2 mA). The OE and WE pins will control the output disable functions as described in Tables 2 and 3.

The DQ₅ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ₇ bit and DQ₆ never stops toggling. Once the devices have exceeded timing limits, the DQ₅ bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

DQ₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent Sector Erase command. If DQ₃ were high on the second status check, the command may not have been accepted.

See Table 9: Hardware Sequence Flags.

DQ₂

Toggle Bit II

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

This toggle bit II, along with DQ₆, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7 , is summarized as follows:

For example, DQ_2 and DQ_6 can be used together to determine if the erase-suspend-read mode is in progress. (DQ_2 toggles while DQ_6 does not.) See also Table 9 and Figure 18.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the device is in the erase mode, DQ_2 toggles if this bit is read from an erasing sector.

Mode	DQ7	DQ ₆	DQ ₂
Program		Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector) (Note 1)	N CONLEVI V	TWW.1001COM.TY	Toggle
Erase-Suspend Program		Toggle (Note 1)	1 (Note 2)

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

 Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

RY/BY

Ready/Busy

The MBM29LV800TA/BA provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase commands. If the MBM29LV800TA/BA are placed in an Erase Suspend mode, the RY/BY output will be high.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to Figure 11 and 12 for a detailed timing diagram. The RY/BY pin is pulled high in standby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

Byte/Word Configuration

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29LV800TA/BA devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ₀ to DQ₁₅. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ₁₅/A-1 pin becomes the lowest address bit and DQ₈ to DQ₁₄ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₀ to DQ₇ and the DQ₈ to DQ₁₅ bits are ignored. Refer to Figures 13, 14 and 15 for the timing diagram.

Data Protection

The MBM29LV800TA/BA are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than 2.3 V (typically 2.4 V). If Vcc < VLKO, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the Vcc level is greater than VLKO. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{\mathbb{H}}$, $\overline{CE} = V_{\mathbb{H}}$, or $\overline{WE} = V_{\mathbb{H}}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while OE is a logical one.

Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{\parallel}$ and $\overline{OE} = V_{\parallel}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up. WWW.100Y.COM.TW

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	–40°C to +85°C
Voltage with respect to Ground All pins except A9, OE, RESET (Note 1)	–0.5 V to Vcc+0.5 V
Vcc (Note 1)	–0.5 V to +5.5 V
A9, OE, and RESET (Note 2)	–0.5 V to +13.0 V

- Notes: 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - 2. Minimum DC input voltage on A₉, OE and RESET pins are −0.5 V. During voltage transitions, A9, OE and RESET pins may negative overshoot Vss to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, OE and RESET pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V_{IN} Vcc) do not exceed 9 V.
- **WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING RANGES


Ambient Temperature (T _A)	
Ambient Temperature for MBM29LV800TA/BA-90	–20°C to +70°C
Ambient Temperature for MBM29LV800TA/BA-12	–40°C to +85°C
Vcc Supply Voltages	+2.7 V to +3.6 V

Operating ranges define those limits between which the functionality of the devices are guaranteed.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.



DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Condition	ns	Min.	Max.	Unit
lu V	Input Leakage Current	VIN = Vss to Vcc, Vcc = V	Vcc Max.	-1.0	+1.0	μA
Ilo	Output Leakage Current	Vout = Vss to Vcc, Vcc =	-1.0	+1.0	μA	
lut.TW	A ₉ , OE, RESET Inputs Leakage Current	s Leakage Vcc = Vcc Max. A9, OE, RESET = 12.5 V			35	μA
ON. TW	WWW.aloox.Co.M	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Byte	M.TW	22	8
COM	Ver Active Current (Note 1)	f=10 MHz	Word	ONT.TW	25	mA
Icc1	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Byte	COM.TV	12	~ ^
	TW WRYN,100Y.CO	f=5 MHz	Word	COM.T	15	mA
Icc2	Vcc Active Current (Note 2)	$\overline{CE} = VIL, \overline{OE} = VIH$. COM.	35	mA	
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., \overline{CE} = V RESET = Vcc ± 0.3 V	oy. c om	5	μA	
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	100 <u>Y.CC</u>	5	μA	
lccs	Vcc Current (Automatic Sleep Mode) (Note 3)	$V_{CC} = V_{CC} Max., \overline{CE} = V$ RESET = $V_{CC} \pm 0.3 V$ $V_{IN} = V_{CC} \pm 0.3 V$ or V_{SS}		N.100Y.C	5	μA
VIL	Input Low Level	100Y.COM.TN	WW	-0.5	0.6	V
Vін	Input High Level	V.100Y.COM	A.	2.0	Vcc+0.3	V
Vid	Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET) (Note 4)	W.100X.COM.TW	4 1	11.5	12.5	V
Vol	Output Low Voltage Level	lo∟ = 4.0 mA, Vcc = Vcc	Min.	WWW	0.45	V
Vон1	Output High Voltage Lavel	Iон = -2.0 mA, Vcc = Vc	cc Min.	2.4	1.100 X.C	V
Vон2	Output High Voltage Level	Іон = -100 µА, Vcc = Vc	cc Min.	Vcc-0.4	W.Inov.	V
Vlko	Low Vcc Lock-Out Voltage	WW.100 T CO	VI.	2.3	2.5	C V

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component (at 10 MHz).

- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- W.100Y.COM 3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
- 4. (VID Vcc) do not exceed 9 V.

勝 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.100Y

AC CHARACTERISTICS

Parameter Symbols		Description	Test Setup		-90	-12 (Nata)	Unit	
JEDEC	Standard	N 100Y.COM.TW W	N.100	Y.CO	(Note)	(Note)		
tavav	trc	Read Cycle Time	— Min.		90	120	ns	
tavqv	tacc	Address to Output Delay	$\frac{\overline{CE}}{\overline{OE}} = V_{IL}$	Max.	90	120	ns	
t elqv	tce	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Max.	90	120	ns	
tglqv	toe	Output Enable to Output Delay	A.W.	Max.	35	50	ns	
t EHQZ	t DF	Chip Enable to Output High-Z	-244	Max.	30	30	ns	
tgнqz	tor	Output Enable to Output High-Z		Max.	30	30	ns	
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First		Min.	100.00	0	ns	
1.1 <u>00 x.</u>	tREADY	RESET Pin Low to Read Mode	- W	Max.	20	20	μs	
W.1001	telfl telfh	CE or BYTE Switching Low or High	<u>INI</u>	Max.	5001	CON5.TW	ns	

Note: Test Conditions:

Output Load: 1 TTL gate and 30 pF (MBM29LV800TA/BA-90) 1 TTL gate and 100 pF (MBM29LV800TA/BA-12) Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level Input: 1.5 V Output:1.5 V



To Top / Lineup / Index

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

• Write/Erase/Program Operations

Paramete	er Symbols	TOO T. COM	Description	N.COM		-12	Unit
JEDEC	Standard	1001.CON	Description	ony.col	-90	-12	Uni
tavav	twc	Write Cycle T	ime	Min.	90	120	ns
tavwl	tas	Address Setu	p Time	Min.	0	0	ns
twLAX	tан	Address Hold	Time	Min.	45	50	ns
t dvwh	tos	Data Setup Ti	me	Min.	45	50	ns
twhdx	🚺 tон	Data Hold Tin	ne	Min.	0	0	ns
1.COm	toes	Output Enable	e Setup Time	Min.	0	0	ns
X.CON	T.W	Output Enable Hold	Read	Min.	0 0	0	ns
07 .0	t OEH	Time	Toggle and Data Polling	Min.	10	10	ns
tGHWL	tGHWL	Read Recove	r Time Before Write	Min.	0, 00	0	ns
t GHEL	tGHEL	Read Recove	r Time Before Write	Min.	0	0	ns
telwl	tcs	CE Setup Tim	ie V. Loony. COM. TW	Min.	0	0	ns
twlel	tws	WE Setup Tin	ne	Min. 🔨	0,001	0	ns
twнен	tсн	CE Hold Time	WWW. 100Y.COMTW	Min.	0 00	0	ns
t EHWH	twн	WE Hold Time	WE Hold Time Write Pulse Width		0,10	0	ns
t wLwH	twp	Write Pulse W			45	50	ns
teleh	tcp	CE Pulse Wid	Ith WW.100Y.COM	Min.	45	50	ns
t wнw∟	twpн	Write Pulse W	/idth High	Min.	25	30	ns
tehel	tсрн	CE Pulse Wic	Ith High	Min.	25	30	ns
twhwh1	t wнwн1	Byte Program	ming Operation	Тур.	8	8	μs
twhwh2	t wнwн2	Sector Erase	Operation (Note 1)	Тур.	1	1.1	sec
-)	tvcs	Vcc Setup Tin	ne	Min.	50	50	μs
	tvidr	Rise Time to	Vid (Note 2)	Min.	500	500	ns
	t ∨LHT	Voltage Trans	ition Time (Note 2)	Min.	TN 4	4	μs
_	twpp	Write Pulse W	/idth (Note 2)	Min.	100	100	μs
_	toesp	OE Setup Tim	ne to WE Active (Note 2)	Min.	4	4	μs
—	tcsp	CE Setup Tim	ne to WE Active (Note 2)	Min.	4	4	μs
—	t _{RB}	Recover Time	From RY/BY	Min.	0	0	ns
—	t _{RP}	RESET Pulse	Width	Min.	500	500	ns
	tкн	RESET Hold	Time Before Read	Min.	200	200	ns

WWW.100

(Continued)

Paramete	er Symbols	LOO 3. COMPANY TOWN TOWN			40	11
JEDEC	Standard	Description	-90	-12	Unit	
<u>. 1 1</u>	t FLQZ	BYTE Switching Low to Output High-Z	Max.	30	40	ns
WT.	t FHQV	BYTE Switching High to Output Active	Min.	30	40	ns
MIT	tBUSY	Program/Erase Valid to RY/BY Delay	Max.	90	90	ns
ONT	teoe	Delay Time from Embedded Output Enable	Max.	90	120	ns

Notes: 1. This does not include the preprogramming time.


2. This timing is for Sector Protection operation. WW.100Y.CO

WWW.


WWW.100Y.COM. MAX.COM.TW 力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

SWITCHING WAVEFORMS

• Key to Switching Waveforms




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WW.100Y.COM

WWW.10




WWW.100Y.COM.TW

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

WWW.100Y.CON

W.10

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12




Notes: 1. PA is address of the memory location to be programmed.

2. PD is data to be programmed at byte address.

WWW.100T

- 3. DQ7 is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)

Figure 6 AC Waveforms for Alternate WE Controlled Program Operations



Notes: 1. PA is address of the memory location to be programmed.

2. PD is data to be programmed at byte address.

WWW.100


- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)

Figure 7 AC Waveforms for Alternate CE Controlled Program Operations

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12




2. These waveforms are for the $\times 16$ mode. (The addresses differ from $\times 8$ mode.)





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW

WWW.100Y.C









材料 886-3-5753170 勝 力 特 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW











Figure 16 AC Waveforms for Sector Protection Timing Diagram

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw






勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



料 886-3-5753170 勝 特力材 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100X

To Top / Lineup / Index




WW.100Y.COM.T

WWW.100Y.COM

NWW.IC

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12



Note: DQ7 is rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 22 Data Polling Algorithm

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

W.100Y.COM.TW

WWW.100

WW.100


VWW.10

WW.100Y.COM.TV

WWW.100Y.COM

WWW.10

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12



Note: DQ₆ is rechecked even if DQ₅ = "1" because DQ₆ may stop toggling at the same time as WWW.100Y.COM.TW DQ5 changing to "1". WWW.100 WWW.100Y.COM

Figure 23 Toggle Bit Algorithm

W.100Y.COM.

WWW.100Y.COM.T 特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WI.100Y.COM.TW


WWW.100

WWW.1007

<u>'O</u>M.TW

WWW.100Y.COM.


To Top / Lineup / Index



WWW.100Y.COM

WWW.10

MBM29LV800TA-90/-12/MBM29LV800BA-90/-12



Temporary Sector Unprotection Algorithm Figure 25

> 力材料 886-3-5753170 特 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw


WWW.100Y.COM.TW


W.100Y.C

WWW.100Y.COM

WWW.100

To Top / Lineup / Index





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments	
Farameter	Min.	Тур.	Max.		Comments	
Sector Erase Time	NOX.COM.T	N 1	15	sec	Excludes programming time prior to erasure	
Word Programming Time	TODI. COM.	16	5200	μs	Excludes system-level overhead	
Byte Programming Time	JOONTON	8	3600	μs		
Chip Programming Time	N.100 <u>×</u> .CO	8.4	50	sec	Excludes system-level overhead	
Program/Erase Cycle	100,000	ONT		cycles	COM.TY-	

WW.1001.--■ TSOP(I) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Uni
CIN	Input Capacitance	VIN = 0	7.5	9.5	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
CIN2	Control Pin Capacitance	VIN = 0	10	13	pF

■ SOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0	7.5	9.5	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
CIN2	Control Pin Capacitance	V _{IN} = 0	10	13	pF

■ SON PIN CAPACITANCE

SON PIN	CAPACITANCE				
Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0	7.5	9.5	pF
Соит	Output Capacitance	Vout = 0	8	10 🚿	pF
CIN2	Control Pin Capacitance	V _{IN} = 0	10	13	pF

Note: Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHzWWW.100Y.CO

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

100Y.COM.TW

FBGA PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Uni
CIN	Input Capacitance	V _{IN} = 0	T.B.D.	T.B.D.	pF
Соит	Output Capacitance	Vout = 0	T.B.D.	T.B.D.	pF
CIN2	Control Pin Capacitance	V _{IN} = 0	T.B.D.	T.B.D.	pF


WWW.100Y.COM.TW

WWW.100Y.COM.TW Note: Test conditions T_A = 25°C, f = 1.0 MHz WWW.100

V.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


To Top / Lineup / Index





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.C



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America FUJITSU MICROELECTRONICS, INC Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9802 © FUJITSU LIMITED Printed in Japan 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.