# **Dual J-K Flip-Flop**

The MC14027B dual J–K flip–flop has independent J, K, Clock (C), Set (S) and Reset (R) inputs for each flip–flop. These devices may be used in control, register, or toggle functions.

#### **Features**

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Logic Swing Independent of Fanout
- Logic Edge-Clocked Flip-Flop Design
- Logic State is Retained Indefinitely with Clock Level Either High or Low; Information is Transferred to the Output Only on the Positive—Going Edge of the Clock Pulse
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4027B
- Pb-Free Packages are Available\*

#### MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	Y.CO
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
$P_{D}$	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8–Second Soldering)	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



#### ON Semiconductor®

http://onsemi.com


MARKING DIAGRAMS



PDIP-16 P SUFFIX CASE 648




SOIC-16 D SUFFIX CASE 751B





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location

WL, L = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G = Pb-Free Indicator

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# 90Y.COM.TW MC14027B

TRUTH TABLE

SJ C	) Mr.		Inputs				Outputs*	
Ct	3	K	S	R	Q <sub>n</sub> ‡	Q <sub>n+1</sub>	Q <sub>n+1</sub>	
	1	X	0	0	0	1	0	
<b>1</b>	X	0	0	0	1	001.	0	
\	0	Χ	0	0	0	0	1	
$\sqrt{\gamma_{00}}$	X	1	0	0	1	0		
~~\0	1	1	0	0	Qo	Qo	Qo	
_	X	Χ	0	0	X	Qn	$\overline{Q_n}$	
X	Χ	X	1	0	X	1	0	
X	X	X	0	1	Х	0	1	
X	X	Х	1	1	X	1111	1	

#### **PIN ASSIGNMENT**




WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM

WWW.100

WWW.100Y.COM.TW

# BLOCK DIAGRAM



X = Don't Care WWW.100Y.COM.

<sup>&</sup>lt;sup>‡</sup> = Present State

<sup>† =</sup> Level Change

<sup>\* =</sup> Next State

	MC14027B	
ORDERING INFORMATION		
Device	Package	Shipping <sup>†</sup>
MC14027BCP	PDIP-16	500 Units / Rail
MC14027BCPG	PDIP-16 (Pb-Free)	500 Units / Rail
MC14027BD	SOIC-16	48 Units / Rail
MC14027BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14027BDR2	SOIC-16	2500 Units / Tape & Ree
MC14027BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Ree
MC14027BFEL	SOEIAJ-16	2000 Units / Tape & Ree
MC14027BFELG	SOEIAJ-16 (Pb-Free)	2000 Units / Tape & Red

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. WWW.100Y.CON

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM

Y.COM.TW

WWW.100Y.COM.TW

### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

	COM	- XX	- 5	5°C	No.	25°C		125	5°C	
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" L $V_{in} = V_{DD}$ or 0	evel V <sub>OL</sub>	5.0 10 15	N =	0.05 0.05 0.05	1 1 TO	0 0 0	0.05 0.05 0.05	_	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$ "1" L	evel V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" L $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	evel V <sub>IL</sub>	5.0 10 15	M.TW	1.5 3.0 4.0	AIN VIII	2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ "1" L $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	evel V <sub>IH</sub>	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25	\ <u>√</u> .C	3.5 7.0 11	N —	Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ So $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	urce I <sub>OH</sub>	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	N. <u>=</u> N	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	1.1 <u>=0</u> 2 10 <del>=</del> 2.0	- 1.7 - 0.36 - 0.9 - 2.4		mAdo
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	$O_{\overline{M}^{\prime}, \overline{M}}$	0.51 1.3 3.4	0.88 2.25 8.8	M:TO	0.36 0.9 2.4	MITY	mAdo
Input Current	I <sub>in</sub>	15	100	± 0.1		±0.00001	± 0.1	o <del>√</del> .C	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	WW	100°	CON	T.I.	5.0	7.5	100X		pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15	11/ <del>-</del> 10	1.0 2.0 4.0	NITY T.T.	0.002 0.004 0.006	1.0 2.0 4.0	N.1007	30 60 120	μAdc
Total Supply Current (Notes 3 & (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, a buffers switching)	DM. TW	5.0 10 15	MAN.	100Y.C	$ I_T = ($	0.8 μΑ/kHz) f 1.6 μΑ/kHz) f 2.4 μΑ/kHz) f	+ I <sub>DD</sub>	WW.10	100Y.C	μAdc

<sup>2.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.002.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.COM.TW

<sup>3.</sup> The formulas given are for the typical characteristics only at 25°C.

To calculate total supply current at loads other than 50 pF:


#### **SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ )

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH}$ , $t_{THL}$ = (1.5 ns/pF) $C_L$ + 25 ns $t_{TLH}$ , $t_{THL}$ = (0.75 ns/pF) $C_L$ + 12.5 ns $t_{TLH}$ , $t_{THL}$ = (0.55 ns/pF) $C_L$ + 12.5 ns	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	V.COM	100 50 40	200 100 80	ns
Propagation Delay Times**  Clock to Q, Q $t_{PLH}$ , $t_{PHL}$ = (1.7 ns/pF) $C_L$ + 90 ns $t_{PLH}$ , $t_{PHL}$ = (0.66 ns/pF) $C_L$ + 42 ns $t_{PLH}$ , $t_{PHL}$ = (0.5 ns/pF) $C_L$ + 25 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	100 <del>7</del> .C0	175 75 50	350 150 100	ns
Set to Q, Q $t_{PLH}$ , $t_{PHL}$ = (1.7 ns/pF) $C_L$ + 90 ns $t_{PLH}$ , $t_{PHL}$ = (0.66 ns/pF) $C_L$ + 42 ns $t_{PLH}$ , $t_{PHL}$ = (0.5 ns/pF) $C_L$ + 25 ns	COM.TW	5.0 10 15	M.700,	175 75 50	350 150 100	
Reset to Q, Q $t_{PLH}$ , $t_{PHL}$ = (1.7 ns/pF) $C_L$ + 265 ns $t_{PLH}$ , $t_{PHL}$ = (0.66 ns/pF) $C_L$ + 67 ns $t_{PLH}$ , $t_{PHL}$ = (0.5 ns/pF) $C_L$ + 50 ns	Y.COM.TW	5.0 10 15	$NN = \frac{2}{4}N \cdot T_0$	350 100 75	450 200 150	
Setup Times	t <sub>su</sub>	5.0 10 15	140 50 35	70 25 17	ONTIA WITA	ns
Hold Times	1. 100 Y.COM	5.0 10 15	140 50 35	70 25 17	COM!	ns
Clock Pulse Width	t <sub>WH</sub> , t <sub>WL</sub>	5.0 10 15	330 110 75	165 55 38	Y.COM	ns
Clock Pulse Frequency	f <sub>cl</sub>	5.0 10 15	=	3.0 9.0 13	1.5 4.5 6.5	MHz
Clock Pulse Rise and Fall Time	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15		$\frac{\overline{a}_{MA}}{u_{\overline{a}}}$	15 5.0 4.0	με
Removal Times  Set	t <sub>rem</sub>	5 10 15	90 45 35	10 5 3	N. 100 x	ns
Reset WWW. COM. TW	WWW	5 10 15	50 25 20	- 30 - 15 - 10	MAN.Y	ooy.C
Set and Reset Pulse Width	t <sub>WH</sub>	5.0 10 15	250 100 70	125 50 35	W <del>A</del> NN	ns

<sup>5.</sup> The formulas given are for the typical characteristics only at  $25\,^{\circ}$ C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

<sup>6.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



Inputs R and S low. the Inputs J and K are kept high. For the measurement of  $t_{WH}$ ,  $I/f_{cI}$ , and  $P_D$ 

Figure 1. Dynamic Signal Waveforms (J, K, Clock, and Output)





Figure 2. Dynamic Signal Waveforms (Set, Reset, Clock, and Output)

#### LOGIC DIAGRAM

(1/2 of Device Shown)




力材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

#### PACKAGE DIMENSIONS

## PDIP-16 PLASTIC DIP PACKAGE CASE 649 00 **ISSUE T**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.


  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
. F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54	BSC	
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10 °	0 °	10 °	
S	0.020	0.040	0.51	1.01	

#### SOIC-16 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 **ISSUE J**




WW.100Y.COM

WWW.100Y.COM.TW

- NOTES:
  1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED SIDE.
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR DIMENSION DEES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT
  MAXIMUM MATERIAL CONDITION. N.COM.T

#### **PACKAGE DIMENSIONS**

#### SOEIAJ-16 **F SUFFIX** PLASTIC EIAJ SOIC PACKAGE CASE 966-01 **ISSUE O**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING
   Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
   DIMENSIONS D AND E DO NOT INCLUDE
   CONTROLLING DIMENSION D AND ARE . DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.

  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
  DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT, MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

N * 1	MILLIN	METERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α		2.05	(777.	0.081		
A <sub>1</sub>	0.05	0.20	0.002	0.008		
b	0.35	0.50	0.014	0.020		
C	0.18	0.27	0.007	0.011		
D	9.90	10.50	0.390	0.413		
E	5.10	5.45	0.201	0.215		
е	1.27 BSC		0.050 BSC			
HE	7.40	8.20	0.291	0.323		
L	0.50	0.85	0.020	0.033		
LE	1.10	1.50	0.043	0.059		
M	0 °	10°	0 °	10 °		
Q <sub>1</sub>	0.70	0.90	0.028	0.035		
Z	1	0.78	J	0.031		

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center -9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

W.100Y.COM.TW

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative